diff --git a/4_EXT_INT_1PORT/user/Debug/Exe/EXT_INT_1PORT.out b/4_EXT_INT_1PORT/user/Debug/Exe/EXT_INT_1PORT.out deleted file mode 100644 index d66ac31..0000000 Binary files a/4_EXT_INT_1PORT/user/Debug/Exe/EXT_INT_1PORT.out and /dev/null differ diff --git a/4_EXT_INT_1PORT/user/Debug/Exe/EXT_INT_1PORT.s19 b/4_EXT_INT_1PORT/user/Debug/Exe/EXT_INT_1PORT.s19 index 37677f8..0c28a62 100644 --- a/4_EXT_INT_1PORT/user/Debug/Exe/EXT_INT_1PORT.s19 +++ b/4_EXT_INT_1PORT/user/Debug/Exe/EXT_INT_1PORT.s19 @@ -1,85 +1,85 @@ S01400004558545F494E545F31504F52542E733139D0 -S11380008200936B820093CE820093CE820093CE43 -S1138010820093CE820092B4820093CE8200928F2B -S1138020820093CE820093CE820093CE820093CEC0 -S1138030820093CE820093CE820093CE820093CEB0 -S1138040820093CE820093CE820093CE820093CEA0 -S113805082008DF0820093CE820093CE820093CE74 -S1138060820093CE820093CE820093CE820093CE80 -S1138070820093CE820093CE820093CE820093CE70 -S1138080C6523181CD8CEA3B000ABF08B70A3F01D2 +S11380008200935E820093CF820093CF820093CF4D +S1138010820093CF820092A7820093CF8200928243 +S1138020820093CF820093CF820093CF820093CFBC +S1138030820093CF820093CF820093CF820093CFAC +S1138040820093CF820093CF820093CF820093CF9C +S113805082008DFC820093CF820093CF820093CF65 +S1138060820093CF820093CF820093CF820093CF7C +S1138070820093CF820093CF820093CF820093CF6C +S1138080C6523181CD8CF63B000ABF08B70A3F01C6 S11380903F00BE08A301002731BE08A30277272AA8 S11380A0BE08A302662723BE08A30205271CBE0838 S11380B0A302442715BE08A30346270EAE00D8BF6B -S11380C0025FBF00AE8FF8CD88173D0A2714B60AA9 -S11380D0A101270EAE00D9BF025FBF00AE8FF8CD5D +S11380C0025FBF00AE9004CD88173D0A2714B60A9C +S11380D0A101270EAE00D9BF025FBF00AE9004CD50 S11380E08817BE084F0141B70141B609A40F5F5C70 -S11380F0CD921041B700413D0A272AB601A10126BD +S11380F0CD920341B700413D0A272AB601A10126CA S11381000AB600CA5234C752342048B601A1022626 S11381100AB600CA5235C752352038B600CA52379B S1138120C75237202EB601A101260C3300B600C475 S11381305234C75234201CB601A102260C3300B6B7 S113814000C45235C75235200A3300B600C4523732 -S1138150C7523732000ACC8D7D4D2705721B52342D -S113816081721A523481CD8D1BCD8D20883B000441 -S11381703B00053B00063B00075204CD8DD6AE0004 +S1138150C7523732000ACC8D894D2705721B523421 +S113816081721A523481CD8D27CD8D2C883B000429 +S11381703B00053B00063B00075204CD8DE2AE00F8 S1138180001F01AE00001F035FBF0EBF0CBE08A39B S113819000092605BE0AA38969250EAE0061BF0247 -S11381A05FBF00AE8FF8CD88170D0927147B09A196 -S11381B010270EAE0062BF025FBF00AE8FF8CD88FD +S11381A05FBF00AE9004CD88170D0927147B09A189 +S11381B010270EAE0062BF025FBF00AE9004CD88F0 S11381C0170D0827207B08A110271A7B08A1202758 S11381D0147B08A130270EAE0063BF025FBF00AE60 -S11381E08FF8CD88170D07271A7B07A10427147B66 -S11381F007A106270EAE0064BF025FBF00AE8FF872 +S11381E09004CD88170D07271A7B07A10427147B59 +S11381F007A106270EAE0064BF025FBF00AE900465 S1138200CD88177B05A108273E7B05A14027387B35 S113821005A10427327B05A180272C7B05A10C270F S1138220267B05A10C27207B05A144271A7B05A1E9 S1138230C027147B05A188270EAE0065BF025FBF6F -S113824000AE8FF8CD88177B06A488A18827187BF9 +S113824000AE9004CD88177B06A488A18827187BEC S113825006A444A14427107B06A422A12227087B5C S113826006A411A111260EAE0066BF025FBF00AEC8 -S11382708FF8CD8817721952347B09CA5234C75209 +S11382709004CD8817721952347B09CA5234C752FC S113828034C65236A4CFC752367B08CA5236C752B8 S113829036C65234A4F9C752347B07CA5234C75283 S11382A034C652326B0135005232C65233A40FC762 -S11382B05233C65233A4F0C75233CD8D95CD8CC002 -S11382C004CD8DE3CD869FCD8DC9CD8C48CD8FBA9D -S11382D001CD8D95CD8CC004CD8DD6CD869FCD8B13 -S11382E0B600000064CD8DBCCD8C48CD8DE3CD8F20 -S11382F08201CD8BB600000064CD8DAFCD8DA2CDB3 -S11383008B9BCD8CC004CD8C4500000064B603A4C7 -S11383100FCA5233C752331E03CD92189FA4F0CA1A +S11382B05233C65233A4F0C75233CD8DA1CD8CCCEA +S11382C004CD8DEFCD869FCD8DD5CD8C54CD8FC66D +S11382D001CD8DA1CD8CCC04CD8DE2CD869FCD8BEF +S11382E0C200000064CD8DC8CD8C54CD8DEFCD8FF0 +S11382F08E01CD8BC200000064CD8DBBCD8DAECD83 +S11383008BA7CD8CCC04CD8C5100000064B603A4A3 +S11383100FCA5233C752331E03CD920B9FA4F0CA27 S11383205233C752331E039FCA5232C75232C65207 S113833035A4F3C75235C65236A4F8C752367B0665 S1138340A407CA5236C752367B05A404A1002706E7 S1138350721652352004721752357B05A408A10009 S11383602706721452352004721552357B06A480F8 S1138370A100270672175236200A7B06A408CA52A7 -S113838036C752365B09CC8D76C65230B700C6521A +S113838036C752365B09CC8D82C65230B700C6520E S113839031350052333500523235005234350052F3 S11383A035350052363500523735005238350052D3 S11383B0393500523A813B0008B708B608A10127B5 -S11383C00EAE015BBF025FBF00AE90B0CD88173325 +S11383C00EAE015BBF025FBF00AE90E6CD881733EF S11383D008B608C75344320008813B0008B7083F79 S11383E000B608A101270EAE0144BF025FBF00AE74 -S11383F090B0CD8817B608C45344A10027063501B0 +S11383F090E6CD8817B608C45344A100270635017A S1138400000020023F00B60032000881C7534681B5 S11384103B0008B7083D082714B608A101270EAE93 -S11384200054BF025FBF00AE90B0CD88173D08274F +S11384200054BF025FBF00AE90E6CD88173D082719 S1138430067210534020047211534032000881CD5B -S11384408CEAB7094500083D092738B609A1012778 +S11384408CF6B7094500083D092738B609A101276C S113845032B609A102272CB609A1032726B609A121 S1138460042720B609A105271AB609A1062714B6C0 -S113847009A107270EAE0044BF025FBF00AE90B053 -S1138480CD8817B609C75347B608C75348CC8D7D66 -S113849043F4F781FAF781CD8D1BBF08B70A450075 +S113847009A107270EAE0044BF025FBF00AE90E61D +S1138480CD8817B609C75347B608C75348CC8D895A +S113849043F4F781FAF781CD8D27BF08B70A450069 S11384A00B3D0B2750B60BA140274AB60BA1202742 S11384B044B60BA160273EB60BA1A02738B60BA18A S11384C0E02732B60BA180272CB60BA1C02726B615 S11384D00BA1B02720B60BA1F0271AB60BA1902749 S11384E014B60BA1D0270EAE004DBF025FBF00AE85 -S11384F09073CD88173D0A260EAE004EBF025FBFB3 -S113850000AE9073CD8817BE081C0004B60A43F46D +S11384F090AECD88173D0A260EAE004EBF025FBF78 +S113850000AE90AECD8817BE081C0004B60A43F432 S1138510BE081C0004F7B60BA480A100272BB60BE1 S1138520A410A100270AB60A92CA0892C708200913 S1138530B60A4392C40892C708BE081C0002B60AD1 @@ -88,234 +88,234 @@ S113855043F4BE081C0002F7B60BA440A100271088 S1138560BE081C0003B60AFABE081C0003F7200F5D S1138570BE081C0003B60A43F4BE081C0003F7B689 S11385800BA420A1002711BE081C0004B60AFABEE1 -S1138590081C0004F7CC8D79BE081C0004330AB60D -S11385A00AF4BE081C0004F7CC8D794FF79093723F +S1138590081C0004F7CC8D85BE081C0004330AB601 +S11385A00AF4BE081C0004F7CC8D854FF790937233 S11385B0A900024F90F7909372A900034F90F71C03 -S11385C000044FF781CD8CEAB7084500093D082720 +S11385C000044FF781CD8CF6B7084500093D082714 S11385D026B608A1012720B608A102271AB608A1C9 S11385E0032714B608A104270EAE0049BF025FBFDB -S11385F000AE9036CD88173D092720B609A1012782 +S11385F000AE9076CD88173D092720B609A1012742 S11386001AB609A1022714B609A103270EAE004A1F -S1138610BF025FBF00AE9036CD8817B6084D270F56 -S11386204A271F4A27314A27444A2757CC8D7DC6FB +S1138610BF025FBF00AE9076CD8817B6084D270F16 +S11386204A271F4A27314A27444A2757CC8D89C6EF S113863050A0A4FCC750A0B609CA50A0C750A0CCF3 -S11386408D7DC650A0A4F3C750A0B6094848CA50AF -S1138650A0C750A0CC8D7DC650A0A4CFC750A0B653 -S1138660094EA4F0CA50A0C750A0CC8D7DC650A01E -S1138670A43FC750A0B609CD93BBCA50A0C750A011 -S1138680CC8D7DC650A1A4FCC750A1B609CA50A187 -S1138690C750A1CC8D7D350050A0350050A1815F1D +S11386408D89C650A0A4F3C750A0B6094848CA50A3 +S1138650A0C750A0CC8D89C650A0A4CFC750A0B647 +S1138660094EA4F0CA50A0C750A0CC8D89C650A012 +S1138670A43FC750A0B609CD93BCCA50A0C750A010 +S1138680CC8D89C650A1A4FCC750A1B609CA50A17B +S1138690C750A1CC8D89350050A0350050A1815F11 S11386A0BF02BF0035E100063F053F04C650C3B713 S11386B006B606A1E1262AC650C6A418B705B60513 -S11386C0444444B7055F41B60541D693C6B7045F39 -S11386D041B60441BF065FBF04CD8C4000F42400C2 +S11386C0444444B7055F41B60541D693C7B7045F38 +S11386D041B60441BF065FBF04CD8C4C00F42400B6 S11386E081B606A1D2260AAEF400BF025F5CBF00C9 S11386F081AE2400BF02AE00F4BF00813B0008B786 S1138700083D082720B608A108271AB608A1102793 S113871014B608A118270EAE01A2BF025FBF00AEB7 -S113872090EDCD8817C650C6A4E7C750C6B608CA90 -S113873050C6C750C632000881CD8CEAB708450040 +S1138720911ECD8817C650C6A4E7C750C6B608CA5E +S113873050C6C750C632000881CD8CF6B708450034 S1138740093D092714B609A101270EAE010ABF028B -S11387505FBF00AE90EDCD88173D08275CB608A139 +S11387505FBF00AE911ECD88173D08275CB608A107 S1138760012756B608A1032750B608A103274AB625 S113877008A1032744B608A104273EB608A105278B S113878038B608A1052732B608A104272CB608A1DB S1138790062726B608A1072720B608A117271AB668 S11387A008A1132714B608A112270EAE010BBF02AD -S11387B05FBF00AE90EDCD8817B608A410A10026C7 -S11387C02B3D092713B608A40F5F5CCD92109FCAF6 -S11387D050C7C750C7CC8D7DB608A40F5F5CCD923F -S11387E0109F43C450C7C750C7CC8D7D3D09271384 -S11387F0B608A40F5F5CCD92109FCA50CAC750CA76 -S1138800CC8D7DB608A40F5F5CCD92109F43C450FD -S1138810CAC750CACC8D7D20FECD8CEABF08350175 -S11388200000A604CD873935FA0000A606CD843FA2 -S11388304FCD840CA601CD83B6A601CD8410200EA5 -S1138840A601CD83DAA10027F7A601CD83B6BE0821 -S11388509093905A90BF085D26E64FCD84103F0058 -S1138860A604CD8739CC8D7DCD8389350C000735A1 -S11388708000063F053F044FAE2580BF025FBF0066 -S1138880CD8166A601AE0205CD8084A601CD8159B5 -S11388909A81AE500ACD85ABAE5000CD85AB356024 -S11388A00000A620AE500ACD8497AE5000CD85AB13 -S11388B035600000A608AE5000CD8497CD8696356D -S11388C0010000A602CD85C5350100004FCD85C548 -S11388D09A81AE500FCD85AB35E00000A604AE50B2 -S11388E00FCD849735E00000A608AE500FCD8497D5 -S11388F035E00000A610AE500FCC84974FCC86FC18 -S1138900C6002AA1002713CE0016CD8819A604AEEE -S1138910500FCD84903500002A81C6002BA100277A -S113892012CE0016CD8819A608AE500FCD8490350E -S113893000002B81CD88FCCD88D2CD8892CD88686B -S1138940CD890020FBA610AE500FCC8490A610AEAB -S1138950500FCC8494CD8CEA3B000ABF083F0A2018 -S11389601D5F41B60A4172BB0008F6CD93CAAE0042 -S113897080CD8EE4A10027F6B60AAB01B70A5F41A9 -S1138980B60A4172BB00087D26D732000ACC8D7D21 -S11389902006AE0020CD9162AE0080CD8EE4A10011 -S11389A027F0CC80803F033F02CD8D1B899089CD79 -S11389B08CE0CD8CE5520C1E0D2705160D5F90FF43 -S11389C01E131F01F65F97BF001E015C90BE00726C -S11389D0A9FFF790A3000525E9A12027E5A12D27EC -S11389E004A12B26066B041F012004A62B6B041E76 -S11389F00FA300002E03CC8AD1A300012603CC8A46 -S1138A00D1A300252F03CC8AD11E015C5CBF001EBC -S1138A10015C160F90A300012F1790A300102635B8 -S1138A20160190F6A130262DF6AA20A1782626203C -S1138A3019160190F6A1302705AE000A2015F6AAF2 -S1138A4020A178260BAE00101F0FBE001F012005C9 -S1138A50AE00081F0F1E011F0720035C1F011E012B -S1138A60F6A13027F65FBF0ABF081E011F05203795 -S1138A70CD8FD909909FAE924541B70041B0006BAC -S1138A80035F97BF025FBF00CD8D111E13CD8CD540 -S1138A90CD8DAFCD8D95CD8BC2CD8D4DCD8B80CD74 -S1138AA08DD61E015C1F011E01F6905F9097931CEA -S1138AB0FFBFA3001A240472A900201E0FBF00AE3A -S1138AC09245CD93429093905D26A51E07130126EF -S1138AD00F1E1127031613FF5FBF02BF00CC8B6B61 -S1138AE016051E0190BF0072B00000160F90D692BA -S1138AF06A905F909790BF0072B00000A300002FAF -S1138B0051A300012E347B035F97BF065FBF04CDE2 -S1138B108D95CD8B9BCD8DAFCD8D95CD8CB5251AF7 -S1138B201E0FCD8CD5CD8D11CD8D88CD8D4DCD8C99 -S1138B3048CD8F9E09CD8CB52718AE0022CF0026D4 -S1138B401E0D2706160D5F5C90FF5F5ABF0ABF0813 -S1138B50200F7B04A12D2609CD8D95CD8B70CD8D55 -S1138B60D61E1127031601FFCD8D955B14CC8D798C -S1138B70BE005089BE0250BF028527015ABF008142 -S1138B80AE0004B603EB03B703B602E902B702B6BC -S1138B9001E901B701B600F9B70081AE0004B603DC -S1138BA0E003B703B602E202B702B601E201B7017D -S1138BB0B600F2B70081CD91E789FEBF0485EE02CD -S1138BC0BF06B600BE06429FB700B601BE05429F6F -S1138BD0BB00B700B602BE04429FBB00B700B60399 -S1138BE0BE03429FBB00B700B601BE06423F0172FE -S1138BF0BB0000BF00B602BE054272BB0000BF004E -S1138C00B603BE044272BB0000BF00B602BE0642F9 -S1138C103F0272BB0001BF0124023C00B603BE0543 -S1138C204272BB0001BF0124023C00B603BE0642EF -S1138C303F0372BB0002BF022405BE005CBF00817B -S1138C40CD91CD2003CD91DABE00261E90BE042620 -S1138C500CBE0290BE0665BF0290BF0681BF0445EC -S1138C600206450307BF00BF0281A6203D00260D72 -S1138C70BE01BF004503023F033A03A0085F905FB3 -S1138C80992017905959B304260390B306250B7203 -S1138C90B2000624015A72B00004390339023901C2 -S1138CA039004A2ADEBF0490BF06BE0053BF00BE8F -S1138CB00253BF0281BE00B3042604BE02B3068180 -S1138CC0CD91C6F6AE00004D270A6803690269011A -S1138CD0794A26F681BF025F3D022A0153BF008113 -S1138CE088A600200A88A602200588A608200088F5 -S1138CF07B02887B02891E061F045F97FE1F068580 -S1138D008481891E05BF0820001E031F05855B02A0 -S1138D108188A600200F88A604200A88A6082005BA -S1138D2088A60C200088897B04887B04891E081F80 -S1138D30045F971F08FE1F061E085C5CFE1F088563 -S1138D408481891E05BF001E07BF022021891E05DC -S1138D50BF041E07BF062016891E05BF081E07BFD5 -S1138D600A200B891E05BF0C1E07BF0E20001E0320 -S1138D701F07855B0481CD8D63CD8D5881CD8D0218 -S1138D80814502004503018145040045050145066E -S1138D900245070381450800450901450A02450BC0 -S1138DA00381450C00450D01450E02450F03814525 -S1138DB000044501054502064503078145080445AD -S1138DC00905450A06450B0781450C04450D054573 -S1138DD00E06450F078145000845010945020A456D -S1138DE0030B8145000C45010D45020E45030F811F -S1138DF08A84A4BF8886CD8D11CD8D16CD8990C768 -S1138E000028C60028A10A2703CC8ECAC600295F01 -S1138E10974FD700183500002990AE93DAAE0018AA -S1138E20CD92D95D2615A604AE500FCD8494AE9391 -S1138E3097CD89553501002ACC8EDD90AE93DCAEFA -S1138E400018CD92D95D2615A608AE500FCD849496 -S1138E50AE93A0CD89553501002BCC8EDD90AE9319 -S1138E60DEAE0018CD92D95D260BAE93A9CD8955FF -S1138E70CD894D206890AE93E0AE0018CD92D95DB7 -S1138E80260BAE93B2CD8955CD89452050AE000551 -S1138E90BF0090AE0010AE0018CD91295D263EAE05 -S1138EA00002BF0090AE001EAE0024CD91983500A4 -S1138EB00026CD937ECF002290CE0022AE03E8BFE1 -S1138EC00093CD91F2CF00162013C600295F97C6F8 -S1138ED00028D70018C60029AB01C70029CD8D4D45 -S1138EE0CD8D4280CD8CEABF084FBE08A3008027F9 -S1138EF04DBE08A300402746BE08A30020273FBE5E -S1138F0008A300102738BE08A300082731BE08A311 -S1138F100004272ABE08A300022723BE08A30001D9 -S1138F20271CBE08A301012715BE08A30210270EA3 -S1138F30AE023DBF025FBF00AE8FF8CD8817BE08FA -S1138F40A302102612B609C45237A1002705A601B0 -S1138F50CC8D7D4FCC8D7DBE08A301012612B609B0 -S1138F60C45235A1002705A601CC8D7D4FCC8D7D43 -S1138F70B609C45230A1002705A601CC8D7D4FCC83 -S1138F808D7D855C895AF65F975C5CBF009672BBE9 -S1138F90000089FEBF001E01EE02BF028581855CD0 -S1138FA0895AF65F975C5CBF049672BB000489FE25 -S1138FB0BF041E01EE02BF068581855C895AF65FF7 -S1138FC09789961C000472FB015B02908990BE0095 -S1138FD0FF90BE02EF02908581855C895AF65F9707 -S1138FE089961C000472FB015B02908990BE08FF05 -S1138FF090BE0AEF02908581453A5C53544D385C2B -S1139000345F4558545F494E545F31504F52545C5D -S1139010345F4558545F494E545F31504F52545C4D -S11390206C69625C7372635C73746D38735F7561D1 -S11390307274312E6300453A5C53544D385C345F8E -S11390404558545F494E545F31504F52545C345F1D -S11390504558545F494E545F31504F52545C6C69CB -S1139060625C7372635C73746D38735F6578746982 -S11390702E6300453A5C53544D385C345F45585474 -S11390805F494E545F31504F52545C345F455854DD -S11390905F494E545F31504F52545C6C69625C734B -S11390A072635C73746D38735F6770696F2E6300ED -S11390B0453A5C53544D385C345F4558545F494ECF -S11390C0545F31504F52545C345F4558545F494E9D -S11390D0545F31504F52545C6C69625C7372635CD0 -S11390E073746D38735F74696D342E6300453A5C34 -S11390F053544D385C345F4558545F494E545F3186 -S1139100504F52545C345F4558545F494E545F315C -S1139110504F52545C6C69625C7372635C73746D1F -S113912038735F636C6B2E630090BF0220115C90F8 -S1139130BE02905C90BF0290BE00905A90BF009017 -S1139140BE00271C92C602B705F6B704B605B104E3 -S1139150270AF6B1055F24025A815C813D0426CEBC -S11391605F81CD8CEABF08BE08A300202715BE0886 -S1139170A30210270EAE0288BF025FBF00AE8FF8B5 -S1139180CD8817BE08A30020260735DF5230CC8DCA -S11391907D72195237CC8D7DBF0290BF04BE00CDC5 -S11391A08D81200E92C70090BE04905C90BF04CDC8 -S11391B0938D5D270E92C60426EA4F92C700CD9385 -S11391C08D26F7BE02811E035C1F035A811603938A -S11391D01C0004511703CD8F92811603931C0004C5 -S11391E0511703CD8FAE811E031C00041F031D0005 -S11391F0048188895EB60142891E03B6004272FB6F -S1139200014F02891E05B6014272FB015B0684818F -S11392104D2704584A26FC81545454548189FE90A5 -S113922093855C5C905D271C89FEBF00855C5C892E -S1139230FEBF02855C5C515A92D60092D7025A2A2C -S1139240F75120D9813031323334353637383961EA -S113925062636465666768696A6B6C6D6E6F707172 -S113926072737475767778797A0000002115110E7F -S11392700D0C0B0B0A0A0909090909080808080852 -S11392800808070707070707070707070707078AE5 -S113929084A4BF8886CD8D11CD8D16A604AE500F43 -S11392A0CD8494AE9397CD89553501002ACD8D4D4B -S11392B0CD8D42808A84A4BF8886CD8D11CD8D1634 -S11392C0A608AE500FCD8494AE93A0CD8955350138 -S11392D0002BCD8D4DCD8D428020035C905C90F6AB -S11392E0B701F6B700B601B10026063D0026EC5FD3 -S11392F081F6B1015F24025A815C81930D00140050 -S1139300180000921D000893E30010000089FE90ED -S113931093855C5C905D271289FEBF00855C5C517F -S11393205A926F005A2AFA5120E38190AE92FB20A0 -S11393300A931C000290FE90FD909390A3930D2637 -S1139340F081909F20065C905A90BF0090BE002749 -S113935004F126F2815F81CD8CEA5202BF08BE0877 -S11393601F01965CA601CD93E220F3AE03FF94CDDA -S113937093D15D2703CD932BCD8934CC93D490AE78 -S1139380000A90BF00905FCD89A5BE028190BE0007 -S1139390905C90BF005A816F70656E5F310A0D005A -S11393A06F70656E5F320A0D006F70656E5F330A11 -S11393B00D006F70656E5F340A0D0048484EA4F0CE -S11393C0818985CD935701020408C7523181CC931A -S11393D0D75F5C81CC93C19D20FD31003200330006 -S10E93E034008174646F6F720007D0CA -S903936BFE +S11387B05FBF00AE911ECD8817B608A410A1002695 +S11387C02B3D092713B608A40F5F5CCD92039FCA03 +S11387D050C7C750C7CC8D89B608A40F5F5CCD9233 +S11387E0039F43C450C7C750C7CC8D893D09271385 +S11387F0B608A40F5F5CCD92039FCA50CAC750CA83 +S1138800CC8D89B608A40F5F5CCD92039F43C450FE +S1138810CAC750CACC8D8920FECD8CF6BF08AE9352 +S1138820AECD896135010000A604CD873935FA0043 +S113883000A606CD843F4FCD840CA601CD83B6A6F9 +S113884001CD8410200EA601CD83DAA10027F7A65E +S113885001CD83B6BE089093905A90BF085D26E67A +S1138860AE93B6CD89614FCD84103F00A604CD8769 +S113887039CC8D89CD8389350C0007358000063FBE +S1138880053F044FAE2580BF025FBF00CD8166A6C1 +S113889001AE0205CD8084A601CD81599A81AE50E6 +S11388A00ACD85ABAE5000CD85AB35600000A62067 +S11388B0AE500ACD8497AE5000CD85AB3560000034 +S11388C0A608AE5000CD8497CD869635010000A64B +S11388D002CD85C5350100004FCD85C59A81AE50C6 +S11388E00FCD85AB35E00000A604AE500FCD8497C4 +S11388F035E00000A608AE500FCD849735E00000A7 +S1138900A610AE500FCC84974FCC86FCC6002AA18B +S1138910002713CE0016CD8819A604AE500FCD84BF +S1138920903500002A81C6002BA1002712CE001624 +S1138930CD8819A608AE500FCD84903500002B8148 +S1138940CD8908CD88DECD889ECD8874CD890C2054 +S1138950FBA610AE500FCC8490A610AE500FCC8462 +S113896094CD8CF63B000ABF083F0A201D5F41B638 +S11389700A4172BB0008F6CD93CBAE0080CD8EF0D9 +S1138980A10027F6B60AAB01B70A5F41B60A4172E5 +S1138990BB00087D26D732000ACC8D892006AE00A4 +S11389A020CD9155AE0080CD8EF0A10027F0CC8073 +S11389B0803F033F02CD8D27899089CD8CECCD8CEF +S11389C0F1520C1E0D2705160D5F90FF1E131F019B +S11389D0F65F97BF001E015C90BE0072A9FFF7907E +S11389E0A3000525E9A12027E5A12D2704A12B2615 +S11389F0066B041F012004A62B6B041E0FA30000AA +S1138A002E03CC8ADDA300012603CC8ADDA3002536 +S1138A102F03CC8ADD1E015C5CBF001E015C160FB7 +S1138A2090A300012F1790A300102635160190F68D +S1138A30A130262DF6AA20A1782626201916019009 +S1138A40F6A1302705AE000A2015F6AA20A1782643 +S1138A500BAE00101F0FBE001F012005AE00081F43 +S1138A600F1E011F0720035C1F011E01F6A1302702 +S1138A70F65FBF0ABF081E011F052037CD8FE50929 +S1138A80909FAE923841B70041B0006B035F97BF2F +S1138A90025FBF00CD8D1D1E13CD8CE1CD8DBBCDEE +S1138AA08DA1CD8BCECD8D59CD8B8CCD8DE21E017C +S1138AB05C1F011E01F6905F9097931CFFBFA300FB +S1138AC01A240472A900201E0FBF00AE9238CD9361 +S1138AD0359093905D26A51E071301260F1E1127BE +S1138AE0031613FF5FBF02BF00CC8B7716051E0170 +S1138AF090BF0072B00000160F90D6925D905F9008 +S1138B009790BF0072B00000A300002F51A3000192 +S1138B102E347B035F97BF065FBF04CD8DA1CD8B41 +S1138B20A7CD8DBBCD8DA1CD8CC1251A1E0FCD8CAB +S1138B30E1CD8D1DCD8D94CD8D59CD8C54CD8FAA85 +S1138B4009CD8CC12718AE0022CF00261E0D2706A2 +S1138B50160D5F5C90FF5F5ABF0ABF08200F7B04AD +S1138B60A12D2609CD8DA1CD8B7CCD8DE21E1127A3 +S1138B70031601FFCD8DA15B14CC8D85BE005089F9 +S1138B80BE0250BF028527015ABF0081AE0004B661 +S1138B9003EB03B703B602E902B702B601E901B772 +S1138BA001B600F9B70081AE0004B603E003B703D1 +S1138BB0B602E202B702B601E201B701B600F2B7AB +S1138BC00081CD91DA89FEBF0485EE02BF06B600AE +S1138BD0BE06429FB700B601BE05429FBB00B70068 +S1138BE0B602BE04429FBB00B700B603BE03429F59 +S1138BF0BB00B700B601BE06423F0172BB0000BF16 +S1138C0000B602BE054272BB0000BF00B603BE043C +S1138C104272BB0000BF00B602BE06423F0272BBF6 +S1138C200001BF0124023C00B603BE054272BB0032 +S1138C3001BF0124023C00B603BE06423F0372BBDF +S1138C400002BF022405BE005CBF0081CD91C0209C +S1138C5003CD91CDBE00261E90BE04260CBE02900C +S1138C60BE0665BF0290BF0681BF044502064503E8 +S1138C7007BF00BF0281A6203D00260DBE01BF0034 +S1138C804503023F033A03A0085F905F99201790C1 +S1138C905959B304260390B306250B72B200062477 +S1138CA0015A72B0000439033902390139004A2AE1 +S1138CB0DEBF0490BF06BE0053BF00BE0253BF0216 +S1138CC081BE00B3042604BE02B30681CD91B9F679 +S1138CD0AE00004D270A680369026901794A26F645 +S1138CE081BF025F3D022A0153BF008188A6002094 +S1138CF00A88A602200588A6082000887B02887BB3 +S1138D0002891E061F045F97FE1F06858481891E43 +S1138D1005BF0820001E031F05855B028188A6008D +S1138D20200F88A604200A88A608200588A60C20FF +S1138D300088897B04887B04891E081F045F971FB1 +S1138D4008FE1F061E085C5CFE1F08858481891EC0 +S1138D5005BF001E07BF022021891E05BF041E0790 +S1138D60BF062016891E05BF081E07BF0A200B89EF +S1138D701E05BF0C1E07BF0E20001E031F07855BC8 +S1138D800481CD8D6FCD8D6481CD8D0E8145020022 +S1138D9045030181450400450501450602450703D5 +S1138DA081450800450901450A02450B0381450C2C +S1138DB000450D01450E02450F03814500044501A0 +S1138DC00545020645030781450804450905450A8A +S1138DD006450B0781450C04450D05450E06450F58 +S1138DE0078145000845010945020A45030B8145F1 +S1138DF0000C45010D45020E45030F818A84A4BF72 +S1138E008886CD8D1DCD8D22CD899CC70028C600B6 +S1138E1028A10A2703CC8ED6C600295F974FD70016 +S1138E20183500002990AE93DBAE0018CD92CC5DCE +S1138E302615A604AE500FCD8494AE938ACD8961D5 +S1138E403501002ACC8EE990AE93DDAE0018CD92A8 +S1138E50CC5D2615A608AE500FCD8494AE9393CD69 +S1138E6089613501002BCC8EE990AE93DFAE0018FA +S1138E70CD92CC5D260BAE939CCD8961CD895920D2 +S1138E806890AE93E1AE0018CD92CC5D260BAE9304 +S1138E90A5CD8961CD89512050AE0005BF0090AEAB +S1138EA00010AE0018CD903D5D263EAE0002BF001E +S1138EB090AE001EAE0024CD918B35000026CD93DC +S1138EC071CF002290CE0022AE03E8BF0093CD9173 +S1138ED0E5CF00162013C600295F97C60028D700E7 +S1138EE018C60029AB01C70029CD8D59CD8D4E8000 +S1138EF0CD8CF6BF084FBE08A30080274DBE08A343 +S1138F0000402746BE08A30020273FBE08A3001048 +S1138F102738BE08A300082731BE08A30004272A67 +S1138F20BE08A300022723BE08A30001271CBE0815 +S1138F30A301012715BE08A30210270EAE023DBFF0 +S1138F40025FBF00AE9004CD8817BE08A3021026AE +S1138F5012B609C45237A1002705A601CC8D894F4A +S1138F60CC8D89BE08A301012612B609C45235A1CD +S1138F70002705A601CC8D894FCC8D89B609C45232 +S1138F8030A1002705A601CC8D894FCC8D89855C45 +S1138F90895AF65F975C5CBF009672BB000089FE3D +S1138FA0BF001E01EE02BF028581855C895AF65F0F +S1138FB0975C5CBF049672BB000489FEBF041E016B +S1138FC0EE02BF068581855C895AF65F9789961CF7 +S1138FD0000472FB015B02908990BE00FF90BE0208 +S1138FE0EF02908581855C895AF65F9789961C000B +S1138FF00472FB015B02908990BE08FF90BE0AEFE9 +S113900002908581453A5C53544D385C4C6F636BD8 +S113901053746D3842465C345F4558545F494E542E +S11390205F31504F52545C6C69625C7372635C7361 +S1139030746D38735F75617274312E630090BF0272 +S113904020115C90BE02905C90BF0290BE00905ACA +S113905090BF0090BE00271C92C602B705F6B70465 +S1139060B605B104270AF6B1055F24025A815C8172 +S11390703D0426CE5F81453A5C53544D385C4C6FB9 +S1139080636B53746D3842465C345F4558545F4992 +S11390904E545F31504F52545C6C69625C7372631E +S11390A05C73746D38735F657874692E6300453A38 +S11390B05C53544D385C4C6F636B53746D3842464B +S11390C05C345F4558545F494E545F31504F52549D +S11390D05C6C69625C7372635C73746D38735F6734 +S11390E070696F2E6300453A5C53544D385C4C6F85 +S11390F0636B53746D3842465C345F4558545F4922 +S11391004E545F31504F52545C6C69625C737263AD +S11391105C73746D38735F74696D342E6300453A03 +S11391205C53544D385C4C6F636B53746D384246DA +S11391305C345F4558545F494E545F31504F52542C +S11391405C6C69625C7372635C73746D38735F63C7 +S11391506C6B2E6300CD8CF6BF08BE08A3002027DD +S113916015BE08A30210270EAE0288BF025FBF001F +S1139170AE9004CD8817BE08A30020260735DF5221 +S113918030CC8D8972195237CC8D89BF0290BF04BF +S1139190BE00CD8D8D200E92C70090BE04905C90D1 +S11391A0BF04CD93805D270E92C60426EA4F92C772 +S11391B000CD938026F7BE02811E035C1F035A81F3 +S11391C01603931C0004511703CD8F9E811603933D +S11391D01C0004511703CD8FBA811E031C00041F09 +S11391E0031D00048188895EB60142891E03B6000E +S11391F04272FB014F02891E05B6014272FB015BFC +S11392000684814D2704584A26FC815454545481C1 +S113921089FE9093855C5C905D271C89FEBF008568 +S11392205C5C89FEBF02855C5C515A92D60092D781 +S1139230025A2AF75120D981303132333435363746 +S113924038396162636465666768696A6B6C6D6E00 +S11392506F707172737475767778797A0000002173 +S113926015110E0D0C0B0B0A0A0909090909080846 +S11392700808080808070707070707070707070775 +S113928007078A84A4BF8886CD8D1DCD8D22A604B0 +S1139290AE500FCD8494AE938ACD89613501002AF6 +S11392A0CD8D59CD8D4E808A84A4BF8886CD8D1DE9 +S11392B0CD8D22A608AE500FCD8494AE9393CD8964 +S11392C0613501002BCD8D59CD8D4E8020035C90EE +S11392D05C90F6B701F6B700B601B10026063D0072 +S11392E026EC5F81F6B1015F24025A815C81930010 +S11392F00014001800009210000893E4001000000D +S113930089FE9093855C5C905D271289FEBF008581 +S11393105C5C515A926F005A2AFA5120E38190AE54 +S113932092EE200A931C000290FE90FD909390A36D +S1139330930026F081909F20065C905A90BF009085 +S1139340BE002704F126F2815F81CD8CF65202BF64 +S113935008BE081F01965CA601CD93E320F3AE037B +S1139360FF94CD93D25D2703CD931ECD8940CC933A +S1139370D590AE000A90BF00905FCD89B1BE028146 +S113938090BE00905C90BF005A816F70656E5F3133 +S11393900A0D006F70656E5F320A0D006F70656EA6 +S11393A05F330A0D006F70656E5F340A0D007374CD +S11393B0617274200A00656E64200A0048484EA455 +S11393C0F0818985CD934A01020408C7523181CCCA +S11393D093D85F5C81CC93C29D20FD310032003371 +S10F93E00034008174646F6F720007D0C9 +S903935E0B diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/EXT_INT_1PORT.pbd b/4_EXT_INT_1PORT/user/Debug/Obj/EXT_INT_1PORT.pbd index 75f0e05..f50fa98 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/EXT_INT_1PORT.pbd and b/4_EXT_INT_1PORT/user/Debug/Obj/EXT_INT_1PORT.pbd differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/EXT_INT_1PORT.pbd.browse b/4_EXT_INT_1PORT/user/Debug/Obj/EXT_INT_1PORT.pbd.browse index 75f0e05..f50fa98 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/EXT_INT_1PORT.pbd.browse and b/4_EXT_INT_1PORT/user/Debug/Obj/EXT_INT_1PORT.pbd.browse differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/main.o b/4_EXT_INT_1PORT/user/Debug/Obj/main.o index 662e08f..973bf37 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/main.o and b/4_EXT_INT_1PORT/user/Debug/Obj/main.o differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/main.pbi b/4_EXT_INT_1PORT/user/Debug/Obj/main.pbi index dedf6c5..51a8c4e 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/main.pbi and b/4_EXT_INT_1PORT/user/Debug/Obj/main.pbi differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/main.pbi.cout b/4_EXT_INT_1PORT/user/Debug/Obj/main.pbi.cout index 849ec69..47d4da7 100644 --- a/4_EXT_INT_1PORT/user/Debug/Obj/main.pbi.cout +++ b/4_EXT_INT_1PORT/user/Debug/Obj/main.pbi.cout @@ -1,18 +1,22 @@ -"E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\user\main.c" +"E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user\main.c" -std=c99 -ferror-limit=100 -I -../../4_EXT_INT_1PORT\lib\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc -I -../../4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -I C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc -I C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c -I -../../4_EXT_INT_1PORT\lib\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc -I -../../4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -D__CHAR_BITS__=8 -D__CHAR_MAX__=0xff -D__CHAR_MIN__=0 @@ -222,7 +226,7 @@ C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c -D__IAR_COMPILERBASE__=594179 -D_GOANNA=1 -D__DATE__="May 26 2022" --D__TIME__="10:52:52" +-D__TIME__="18:17:43" -D__STDC__=1 -D__STDC_VERSION__=199901L -D__STDC_HOSTED__=1 diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_beep.o b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_beep.o index 45235ed..f2a7f37 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_beep.o and b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_beep.o differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_beep.pbi b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_beep.pbi index 4128f48..099590e 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_beep.pbi and b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_beep.pbi differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_beep.pbi.cout b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_beep.pbi.cout index 90849ff..e723f60 100644 --- a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_beep.pbi.cout +++ b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_beep.pbi.cout @@ -1,18 +1,22 @@ -"E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\lib\src\stm8s_beep.c" +"E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src\stm8s_beep.c" -std=c99 -ferror-limit=100 -I -../../4_EXT_INT_1PORT\lib\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc -I -../../4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -I C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc -I C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c -I -../../4_EXT_INT_1PORT\lib\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc -I -../../4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -D__CHAR_BITS__=8 -D__CHAR_MAX__=0xff -D__CHAR_MIN__=0 @@ -221,8 +225,8 @@ C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c -D__HAS_LOCATED_WITH_INIT__=1 -D__IAR_COMPILERBASE__=594179 -D_GOANNA=1 --D__DATE__="May 5 2022" --D__TIME__="21:50:23" +-D__DATE__="May 26 2022" +-D__TIME__="18:17:45" -D__STDC__=1 -D__STDC_VERSION__=199901L -D__STDC_HOSTED__=1 diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_clk.o b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_clk.o index 45235ed..f2a7f37 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_clk.o and b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_clk.o differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_clk.pbi b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_clk.pbi index 47c532a..78151ff 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_clk.pbi and b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_clk.pbi differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_clk.pbi.cout b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_clk.pbi.cout index 65f43e8..85e3172 100644 --- a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_clk.pbi.cout +++ b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_clk.pbi.cout @@ -1,18 +1,22 @@ -"E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\lib\src\stm8s_clk.c" +"E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src\stm8s_clk.c" -std=c99 -ferror-limit=100 -I -../../4_EXT_INT_1PORT\lib\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc -I -../../4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src -I -C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -I -C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\inc\c +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc -I -E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\lib\inc +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c -I -E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -D__CHAR_BITS__=8 -D__CHAR_MAX__=0xff -D__CHAR_MIN__=0 @@ -22,7 +26,7 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) -D__CHAR_ALIGN__=1 -D__SHORT_SIZE__=2 --D__UNSIGNED_SHORT_MAX__=0xffff +-D__UNSIGNED_SHORT_MAX__=0xffffU -D__SIGNED_SHORT_MAX__=32767 -D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) -D__SHORT_ALIGN__=1 @@ -118,7 +122,7 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 -D__SUBNORMAL_FLOATING_POINTS__=1 -D__SIZE_T_TYPE__=unsigned short int --D__SIZE_T_MAX__=0xffff +-D__SIZE_T_MAX__=0xffffU -D__PTRDIFF_T_TYPE__=signed short int -D__PTRDIFF_T_MAX__=32767 -D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) @@ -126,14 +130,14 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__INTPTR_T_MAX__=32767 -D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) -D__UINTPTR_T_TYPE__=unsigned short int --D__UINTPTR_T_MAX__=0xffff +-D__UINTPTR_T_MAX__=0xffffU -D__INTPTR_SIZE_PREFIX__="h" -D__JMP_BUF_ELEMENT_TYPE__=unsigned char -D__JMP_BUF_NUM_ELEMENTS__=28 -D__TID__=0x3800 --D__VER__=142 +-D__VER__=210 -D__SUBVERSION__=1 --D__BUILD_NUMBER__=142 +-D__BUILD_NUMBER__=148 -D__IAR_SYSTEMS_ICC__=8 -D__VA_STACK_DECREASING__=1 -D__VA_STACK_ALIGN__=1 @@ -142,7 +146,7 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__BOOL_TYPE__=unsigned char -D__WCHAR_T_TYPE__=unsigned short int -D__WCHAR_T_SIZE__=2 --D__WCHAR_T_MAX__=0xffff +-D__WCHAR_T_MAX__=0xffffU -D__DEF_PTR_MEM__=__near -D__CODE_MEM0__=__near_func -D__CODE_MEM0_POINTER_OK__=1 @@ -219,18 +223,21 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__HAS_WEAK__=1 -D__HAS_LOCATED_DECLARATION__=1 -D__HAS_LOCATED_WITH_INIT__=1 --D__IAR_COMPILERBASE__=593416 --D__DATE__="Mar 29 2020" --D__TIME__="21:03:10" +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 26 2022" +-D__TIME__="18:17:34" -D__STDC__=1 -D__STDC_VERSION__=199901L -D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 -D__EDG_IA64_ABI=1 -D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 -D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 -D__EDG_TYPE_TRAITS_ENABLED=1 -D__EDG__=1 --D__EDG_VERSION__=403 +-D__EDG_VERSION__=409 -D__EDG_SIZE_TYPE__=unsigned short -D__EDG_PTRDIFF_TYPE__=short -D__EDG_DELTA_TYPE=short @@ -245,10 +252,10 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__EDG_BSD=0 -D__EDG_SYSV=0 -D__EDG_ANSIC=1 --D__EDG_CPP0X_IL_EXTENSIONS_SUPPORTED=1 --D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\LIB\dlstm8smn.h" --D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 6.5\\stm8\\LIB\\dlstm8smn.h" --D__VERSION__="IAR C/C++ Compiler V1.42.1.142 for STM8" +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" -D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) -D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) -D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_exti.o b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_exti.o index 45235ed..f2a7f37 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_exti.o and b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_exti.o differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_exti.pbi b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_exti.pbi index 1122f01..e5f36ac 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_exti.pbi and b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_exti.pbi differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_exti.pbi.cout b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_exti.pbi.cout index cdb1901..8dfd7e1 100644 --- a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_exti.pbi.cout +++ b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_exti.pbi.cout @@ -1,18 +1,22 @@ -"E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\lib\src\stm8s_exti.c" +"E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src\stm8s_exti.c" -std=c99 -ferror-limit=100 -I -../../4_EXT_INT_1PORT\lib\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc -I -../../4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src -I -C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -I -C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\inc\c +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc -I -E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\lib\inc +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c -I -E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -D__CHAR_BITS__=8 -D__CHAR_MAX__=0xff -D__CHAR_MIN__=0 @@ -22,7 +26,7 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) -D__CHAR_ALIGN__=1 -D__SHORT_SIZE__=2 --D__UNSIGNED_SHORT_MAX__=0xffff +-D__UNSIGNED_SHORT_MAX__=0xffffU -D__SIGNED_SHORT_MAX__=32767 -D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) -D__SHORT_ALIGN__=1 @@ -118,7 +122,7 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 -D__SUBNORMAL_FLOATING_POINTS__=1 -D__SIZE_T_TYPE__=unsigned short int --D__SIZE_T_MAX__=0xffff +-D__SIZE_T_MAX__=0xffffU -D__PTRDIFF_T_TYPE__=signed short int -D__PTRDIFF_T_MAX__=32767 -D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) @@ -126,14 +130,14 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__INTPTR_T_MAX__=32767 -D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) -D__UINTPTR_T_TYPE__=unsigned short int --D__UINTPTR_T_MAX__=0xffff +-D__UINTPTR_T_MAX__=0xffffU -D__INTPTR_SIZE_PREFIX__="h" -D__JMP_BUF_ELEMENT_TYPE__=unsigned char -D__JMP_BUF_NUM_ELEMENTS__=28 -D__TID__=0x3800 --D__VER__=142 +-D__VER__=210 -D__SUBVERSION__=1 --D__BUILD_NUMBER__=142 +-D__BUILD_NUMBER__=148 -D__IAR_SYSTEMS_ICC__=8 -D__VA_STACK_DECREASING__=1 -D__VA_STACK_ALIGN__=1 @@ -142,7 +146,7 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__BOOL_TYPE__=unsigned char -D__WCHAR_T_TYPE__=unsigned short int -D__WCHAR_T_SIZE__=2 --D__WCHAR_T_MAX__=0xffff +-D__WCHAR_T_MAX__=0xffffU -D__DEF_PTR_MEM__=__near -D__CODE_MEM0__=__near_func -D__CODE_MEM0_POINTER_OK__=1 @@ -219,18 +223,21 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__HAS_WEAK__=1 -D__HAS_LOCATED_DECLARATION__=1 -D__HAS_LOCATED_WITH_INIT__=1 --D__IAR_COMPILERBASE__=593416 --D__DATE__="Mar 29 2020" --D__TIME__="21:03:10" +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 26 2022" +-D__TIME__="18:17:36" -D__STDC__=1 -D__STDC_VERSION__=199901L -D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 -D__EDG_IA64_ABI=1 -D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 -D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 -D__EDG_TYPE_TRAITS_ENABLED=1 -D__EDG__=1 --D__EDG_VERSION__=403 +-D__EDG_VERSION__=409 -D__EDG_SIZE_TYPE__=unsigned short -D__EDG_PTRDIFF_TYPE__=short -D__EDG_DELTA_TYPE=short @@ -245,10 +252,10 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__EDG_BSD=0 -D__EDG_SYSV=0 -D__EDG_ANSIC=1 --D__EDG_CPP0X_IL_EXTENSIONS_SUPPORTED=1 --D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\LIB\dlstm8smn.h" --D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 6.5\\stm8\\LIB\\dlstm8smn.h" --D__VERSION__="IAR C/C++ Compiler V1.42.1.142 for STM8" +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" -D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) -D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) -D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_gpio.o b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_gpio.o index 45235ed..f2a7f37 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_gpio.o and b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_gpio.o differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_gpio.pbi b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_gpio.pbi index 3355707..985455d 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_gpio.pbi and b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_gpio.pbi differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_gpio.pbi.cout b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_gpio.pbi.cout index 0f1ca79..dd7114d 100644 --- a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_gpio.pbi.cout +++ b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_gpio.pbi.cout @@ -1,18 +1,22 @@ -"E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\lib\src\stm8s_gpio.c" +"E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src\stm8s_gpio.c" -std=c99 -ferror-limit=100 -I -../../4_EXT_INT_1PORT\lib\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc -I -../../4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src -I -C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -I -C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\inc\c +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc -I -E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\lib\inc +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c -I -E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -D__CHAR_BITS__=8 -D__CHAR_MAX__=0xff -D__CHAR_MIN__=0 @@ -22,7 +26,7 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) -D__CHAR_ALIGN__=1 -D__SHORT_SIZE__=2 --D__UNSIGNED_SHORT_MAX__=0xffff +-D__UNSIGNED_SHORT_MAX__=0xffffU -D__SIGNED_SHORT_MAX__=32767 -D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) -D__SHORT_ALIGN__=1 @@ -118,7 +122,7 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 -D__SUBNORMAL_FLOATING_POINTS__=1 -D__SIZE_T_TYPE__=unsigned short int --D__SIZE_T_MAX__=0xffff +-D__SIZE_T_MAX__=0xffffU -D__PTRDIFF_T_TYPE__=signed short int -D__PTRDIFF_T_MAX__=32767 -D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) @@ -126,14 +130,14 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__INTPTR_T_MAX__=32767 -D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) -D__UINTPTR_T_TYPE__=unsigned short int --D__UINTPTR_T_MAX__=0xffff +-D__UINTPTR_T_MAX__=0xffffU -D__INTPTR_SIZE_PREFIX__="h" -D__JMP_BUF_ELEMENT_TYPE__=unsigned char -D__JMP_BUF_NUM_ELEMENTS__=28 -D__TID__=0x3800 --D__VER__=142 +-D__VER__=210 -D__SUBVERSION__=1 --D__BUILD_NUMBER__=142 +-D__BUILD_NUMBER__=148 -D__IAR_SYSTEMS_ICC__=8 -D__VA_STACK_DECREASING__=1 -D__VA_STACK_ALIGN__=1 @@ -142,7 +146,7 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__BOOL_TYPE__=unsigned char -D__WCHAR_T_TYPE__=unsigned short int -D__WCHAR_T_SIZE__=2 --D__WCHAR_T_MAX__=0xffff +-D__WCHAR_T_MAX__=0xffffU -D__DEF_PTR_MEM__=__near -D__CODE_MEM0__=__near_func -D__CODE_MEM0_POINTER_OK__=1 @@ -219,18 +223,21 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__HAS_WEAK__=1 -D__HAS_LOCATED_DECLARATION__=1 -D__HAS_LOCATED_WITH_INIT__=1 --D__IAR_COMPILERBASE__=593416 --D__DATE__="Mar 29 2020" --D__TIME__="21:03:10" +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 26 2022" +-D__TIME__="18:17:42" -D__STDC__=1 -D__STDC_VERSION__=199901L -D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 -D__EDG_IA64_ABI=1 -D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 -D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 -D__EDG_TYPE_TRAITS_ENABLED=1 -D__EDG__=1 --D__EDG_VERSION__=403 +-D__EDG_VERSION__=409 -D__EDG_SIZE_TYPE__=unsigned short -D__EDG_PTRDIFF_TYPE__=short -D__EDG_DELTA_TYPE=short @@ -245,10 +252,10 @@ E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user -D__EDG_BSD=0 -D__EDG_SYSV=0 -D__EDG_ANSIC=1 --D__EDG_CPP0X_IL_EXTENSIONS_SUPPORTED=1 --D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\LIB\dlstm8smn.h" --D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 6.5\\stm8\\LIB\\dlstm8smn.h" --D__VERSION__="IAR C/C++ Compiler V1.42.1.142 for STM8" +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" -D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) -D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) -D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_tim4.o b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_tim4.o index 45235ed..f2a7f37 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_tim4.o and b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_tim4.o differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_tim4.pbi b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_tim4.pbi index a12cea5..49162e4 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_tim4.pbi and b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_tim4.pbi differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_tim4.pbi.cout b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_tim4.pbi.cout index b6a5cb8..9003fca 100644 --- a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_tim4.pbi.cout +++ b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_tim4.pbi.cout @@ -1,18 +1,22 @@ -"E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\lib\src\stm8s_tim4.c" +"E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src\stm8s_tim4.c" -std=c99 -ferror-limit=100 -I -../../4_EXT_INT_1PORT\lib\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc -I -../../4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -I C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc -I C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c -I -../../4_EXT_INT_1PORT\lib\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc -I -../../4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -D__CHAR_BITS__=8 -D__CHAR_MAX__=0xff -D__CHAR_MIN__=0 @@ -221,8 +225,8 @@ C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c -D__HAS_LOCATED_WITH_INIT__=1 -D__IAR_COMPILERBASE__=594179 -D_GOANNA=1 --D__DATE__="Apr 27 2022" --D__TIME__="17:55:22" +-D__DATE__="May 26 2022" +-D__TIME__="18:17:46" -D__STDC__=1 -D__STDC_VERSION__=199901L -D__STDC_HOSTED__=1 diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_uart1.o b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_uart1.o index 45235ed..f2a7f37 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_uart1.o and b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_uart1.o differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_uart1.pbi b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_uart1.pbi index 406552f..55cb900 100644 Binary files a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_uart1.pbi and b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_uart1.pbi differ diff --git a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_uart1.pbi.cout b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_uart1.pbi.cout index 701eaa9..9f50e5f 100644 --- a/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_uart1.pbi.cout +++ b/4_EXT_INT_1PORT/user/Debug/Obj/stm8s_uart1.pbi.cout @@ -1,18 +1,22 @@ -"E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\lib\src\stm8s_uart1.c" +"E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src\stm8s_uart1.c" -std=c99 -ferror-limit=100 -I -../../4_EXT_INT_1PORT\lib\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc -I -../../4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -I C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc -I C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c -I -../../4_EXT_INT_1PORT\lib\inc +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\inc -I -../../4_EXT_INT_1PORT\user +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\LockStm8BF\4_EXT_INT_1PORT\user -D__CHAR_BITS__=8 -D__CHAR_MAX__=0xff -D__CHAR_MIN__=0 @@ -221,8 +225,8 @@ C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c -D__HAS_LOCATED_WITH_INIT__=1 -D__IAR_COMPILERBASE__=594179 -D_GOANNA=1 --D__DATE__="May 10 2022" --D__TIME__="14:41:16" +-D__DATE__="May 26 2022" +-D__TIME__="18:17:47" -D__STDC__=1 -D__STDC_VERSION__=199901L -D__STDC_HOSTED__=1 diff --git a/4_EXT_INT_1PORT/user/EXT_INT_1PORT.dep b/4_EXT_INT_1PORT/user/EXT_INT_1PORT.dep index 83edf6a..7ffae51 100644 --- a/4_EXT_INT_1PORT/user/EXT_INT_1PORT.dep +++ b/4_EXT_INT_1PORT/user/EXT_INT_1PORT.dep @@ -2,126 +2,94 @@ 2 - 227320415 + 2548804486 Debug - $PROJ_DIR$\Debug\Obj\uart.o - $PROJ_DIR$\uart.c - $PROJ_DIR$\..\lib\src\stm8s_uart2.c - $PROJ_DIR$\Debug\Exe\EXT_INT_1PORT.out - $PROJ_DIR$\Debug\Obj\stm8s_uart2.o - $PROJ_DIR$\Debug\Obj\stm8s_uart1.o - $TOOLKIT_DIR$\inc\c\stdio.h - $PROJ_DIR$\Debug\Obj\EXT_INT_1PORT.pbd - $PROJ_DIR$\Debug\Obj\stm8s_beep.pbi - $PROJ_DIR$\..\lib\inc\stm8s_spi.h - $PROJ_DIR$\..\lib\inc\stm8s_rst.h - $TOOLKIT_DIR$\inc\c\DLib_Threads.h - $PROJ_DIR$\..\lib\inc\stm8s_iwdg.h - $PROJ_DIR$\Debug\Obj\stm8s_uart2.pbi - $PROJ_DIR$\..\lib\inc\stm8s_tim2.h - $PROJ_DIR$\Debug\Obj\stm8s_exti.pbi - $PROJ_DIR$\Debug\Obj\stm8s_uart1.pbi - $PROJ_DIR$\..\lib\inc\stm8s_gpio.h - $PROJ_DIR$\..\lib\inc\stm8s_i2c.h - $TOOLKIT_DIR$\inc\c\ycheck.h - $PROJ_DIR$\..\lib\inc\stm8s_tim1.h - $TOOLKIT_DIR$\inc\c\ysizet.h - $TOOLKIT_DIR$\inc\c\stdbool.h - $PROJ_DIR$\stm8s103_serial.h - $TOOLKIT_DIR$\lib\dlstm8smn.a - $PROJ_DIR$\..\lib\inc\stm8s_awu.h - $PROJ_DIR$\Debug\Obj\stm8s_tim4.o - $PROJ_DIR$\..\lib\inc\stm8s_uart2.h - $PROJ_DIR$\Debug\Obj\main.pbi - $PROJ_DIR$\..\lib\inc\stm8s_wwdg.h - $PROJ_DIR$\Debug\Obj\stm8s_gpio.o - $PROJ_DIR$\Debug\Obj\stm8s_it.pbi - $TOOLKIT_DIR$\inc\c\xencoding_limits.h - $PROJ_DIR$\main.c - $PROJ_DIR$\Debug\Obj\stm8s_beep.o - $PROJ_DIR$\..\lib\src\stm8s_exti.c - $PROJ_DIR$\stm8s_conf.h - $PROJ_DIR$\..\lib\src\stm8s_clk.c - $PROJ_DIR$\..\lib\src\stm8s_beep.c - $PROJ_DIR$\..\lib\src\stm8s_gpio.c - $PROJ_DIR$\stm8s_it.h - $PROJ_DIR$\..\lib\src\stm8s_tim4.c - $PROJ_DIR$\..\lib\src\stm8s_uart1.c - $PROJ_DIR$\Debug\Obj\stm8s_clk.pbi - $TOOLKIT_DIR$\inc\c\ystdio.h - $PROJ_DIR$\..\lib\inc\stm8s_clk.h - $PROJ_DIR$\..\lib\inc\stm8s_adc1.h - $PROJ_DIR$\..\lib\inc\stm8s_itc.h - $PROJ_DIR$\Debug\Obj\main.o - $TOOLKIT_DIR$\lib\dbgstm8smd.a - $PROJ_DIR$\Debug\Obj\uart.pbi - $PROJ_DIR$\Debug\Obj\stm8s_exti.o - $PROJ_DIR$\..\lib\inc\stm8s_tim4.h - $PROJ_DIR$\Debug\Obj\stm8s_clk.o - $TOOLKIT_DIR$\inc\c\DLib_Defaults.h - $PROJ_DIR$\uart.h - $PROJ_DIR$\Debug\Exe\EXT_INT_1PORT.s19 - $TOOLKIT_DIR$\lib\dlstm8smn.h $PROJ_DIR$\Debug\Obj\stm8s_tim4.pbi - $TOOLKIT_DIR$\inc\c\intrinsics.h + $PROJ_DIR$\..\lib\inc\stm8s_tim4.h + $PROJ_DIR$\Debug\Obj\stm8s_tim4.o + $PROJ_DIR$\..\lib\inc\stm8s_awu.h + $TOOLKIT_DIR$\inc\c\ycheck.h + $PROJ_DIR$\Debug\Obj\stm8s_clk.o + $PROJ_DIR$\Debug\Obj\stm8s_gpio.pbi + $PROJ_DIR$\..\lib\inc\stm8s_i2c.h + $TOOLKIT_DIR$\inc\c\stdbool.h $TOOLKIT_DIR$\inc\c\DLib_Product.h + $PROJ_DIR$\..\lib\inc\stm8s_uart1.h + $PROJ_DIR$\..\lib\inc\stm8s.h + $TOOLKIT_DIR$\inc\c\intrinsics.h + $PROJ_DIR$\..\lib\inc\stm8s_uart2.h + $PROJ_DIR$\..\lib\inc\stm8s_tim1.h + $PROJ_DIR$\Debug\Obj\stm8s_uart2.o + $PROJ_DIR$\Debug\Obj\stm8s_uart2.pbi + $PROJ_DIR$\..\lib\inc\stm8s_beep.h + $PROJ_DIR$\Debug\Obj\stm8s_it.pbi + $TOOLKIT_DIR$\inc\c\string.h + $PROJ_DIR$\..\lib\inc\stm8s_flash.h + $TOOLKIT_DIR$\inc\c\ystdio.h + $PROJ_DIR$\Debug\Obj\stm8s_gpio.o + $TOOLKIT_DIR$\inc\c\yvals.h + $TOOLKIT_DIR$\config\lnkstm8s003f3.icf + $PROJ_DIR$\Debug\Obj\stm8s_beep.o + $TOOLKIT_DIR$\inc\c\DLib_Defaults.h + $TOOLKIT_DIR$\inc\c\xencoding_limits.h $PROJ_DIR$\..\lib\inc\stm8s_exti.h $PROJ_DIR$\stm8s_it.c - $PROJ_DIR$\Debug\Obj\stm8s_gpio.pbi - $TOOLKIT_DIR$\inc\c\string.h - $PROJ_DIR$\..\lib\inc\stm8s.h - $TOOLKIT_DIR$\config\lnkstm8s003f3.icf - $TOOLKIT_DIR$\inc\c\yvals.h - $PROJ_DIR$\..\lib\inc\stm8s_beep.h - $PROJ_DIR$\..\lib\inc\stm8s_uart1.h - $PROJ_DIR$\..\lib\inc\stm8s_flash.h + $TOOLKIT_DIR$\lib\dlstm8smn.h + $PROJ_DIR$\uart.h + $PROJ_DIR$\Debug\Exe\EXT_INT_1PORT.s19 + $PROJ_DIR$\..\lib\inc\stm8s_adc1.h + $PROJ_DIR$\Debug\Obj\uart.o + $PROJ_DIR$\..\lib\src\stm8s_uart2.c + $PROJ_DIR$\..\lib\inc\stm8s_rst.h + $PROJ_DIR$\Debug\Obj\stm8s_uart1.pbi + $PROJ_DIR$\..\lib\inc\stm8s_spi.h + $PROJ_DIR$\stm8s103_serial.h + $PROJ_DIR$\..\lib\inc\stm8s_iwdg.h + $PROJ_DIR$\..\lib\inc\stm8s_gpio.h + $TOOLKIT_DIR$\lib\dlstm8smn.a + $PROJ_DIR$\..\lib\inc\stm8s_tim2.h + $TOOLKIT_DIR$\inc\c\ysizet.h + $PROJ_DIR$\Debug\Obj\stm8s_uart1.o + $PROJ_DIR$\Debug\Obj\stm8s_exti.pbi + $TOOLKIT_DIR$\inc\c\DLib_Threads.h + $PROJ_DIR$\Debug\Obj\EXT_INT_1PORT.pbd + $TOOLKIT_DIR$\inc\c\stdio.h + $PROJ_DIR$\Debug\Exe\EXT_INT_1PORT.out + $PROJ_DIR$\Debug\Obj\stm8s_beep.pbi + $PROJ_DIR$\uart.c + $PROJ_DIR$\Debug\Obj\main.pbi + $PROJ_DIR$\..\lib\src\stm8s_uart1.c + $PROJ_DIR$\..\lib\inc\stm8s_wwdg.h + $PROJ_DIR$\Debug\Obj\stm8s_clk.pbi + $PROJ_DIR$\Debug\Obj\uart.pbi + $PROJ_DIR$\Debug\Obj\main.o + $PROJ_DIR$\..\lib\src\stm8s_tim4.c + $PROJ_DIR$\..\lib\inc\stm8s_itc.h + $PROJ_DIR$\Debug\Obj\stm8s_exti.o + $PROJ_DIR$\..\lib\inc\stm8s_clk.h + $TOOLKIT_DIR$\lib\dbgstm8smd.a + $PROJ_DIR$\..\lib\src\stm8s_clk.c + $PROJ_DIR$\stm8s_it.h + $PROJ_DIR$\..\lib\src\stm8s_gpio.c + $PROJ_DIR$\main.c + $PROJ_DIR$\stm8s_conf.h + $PROJ_DIR$\..\lib\src\stm8s_beep.c + $PROJ_DIR$\..\lib\src\stm8s_exti.c - $PROJ_DIR$\uart.c + $PROJ_DIR$\stm8s_it.c BICOMP - 50 - - - ICCSTM8 - 0 + 18 BICOMP - 52 65 17 68 10 27 36 59 46 61 47 20 69 45 25 70 18 12 9 14 29 55 - - - - - $PROJ_DIR$\..\lib\src\stm8s_uart2.c - - - BICOMP - 13 - - - ICCSTM8 - 4 - - - - - $PROJ_DIR$\Debug\Exe\EXT_INT_1PORT.out - - - OBJCOPY - 56 - - - - - ILINK - 66 48 34 53 51 30 26 5 24 49 + 4 55 3 11 40 20 43 65 62 7 38 26 9 39 68 12 33 17 28 41 60 36 14 1 10 44 47 30 23 49 21 27 @@ -130,84 +98,69 @@ ILINK - 3 + 50 - $PROJ_DIR$\main.c + $PROJ_DIR$\..\lib\src\stm8s_uart2.c - - BICOMP - 28 - ICCSTM8 - 48 34 53 51 30 26 5 - - - - - BICOMP - 65 47 19 55 46 69 57 27 61 20 21 11 67 22 6 64 36 59 68 17 10 52 54 60 45 25 70 18 12 9 14 29 44 32 - - - ICCSTM8 - 65 36 46 25 68 45 61 70 17 18 47 12 10 9 20 14 52 69 29 59 22 27 6 19 67 54 57 60 32 11 21 44 55 64 38 37 35 39 41 42 - - - - - $PROJ_DIR$\..\lib\src\stm8s_exti.c - - - BICOMP 15 + + BICOMP + 16 + + + + + $PROJ_DIR$\Debug\Exe\EXT_INT_1PORT.out + + + OBJCOPY + 32 + - BICOMP - 61 65 36 46 25 68 45 70 17 18 47 12 10 9 20 14 52 69 29 59 + ILINK + 24 58 25 5 61 22 2 45 42 63 - $PROJ_DIR$\..\lib\src\stm8s_clk.c + $PROJ_DIR$\uart.c + + ICCSTM8 + 34 + BICOMP - 43 + 57 BICOMP - 45 65 36 46 25 68 61 70 17 18 47 12 10 9 20 14 52 69 29 59 + 1 11 41 17 36 13 68 12 33 28 60 14 10 62 3 20 7 40 38 43 55 31 - $PROJ_DIR$\..\lib\src\stm8s_beep.c + $PROJ_DIR$\..\lib\src\stm8s_uart1.c BICOMP - 8 - - - - - $PROJ_DIR$\..\lib\src\stm8s_gpio.c - - - BICOMP - 63 + 37 BICOMP - 17 65 36 46 25 68 45 61 70 18 47 12 10 9 20 14 52 69 29 59 + 40 11 3 55 20 43 10 62 7 38 68 12 33 17 28 41 60 36 14 1 @@ -216,36 +169,113 @@ BICOMP - 58 - - - - - $PROJ_DIR$\..\lib\src\stm8s_uart1.c - - - BICOMP - 16 - - - - - $PROJ_DIR$\stm8s_it.c - - - BICOMP - 31 + 0 BICOMP - 19 29 25 65 12 70 14 40 45 18 9 54 60 23 36 59 46 68 61 17 47 10 20 52 69 21 11 57 67 6 44 32 + 43 20 11 1 3 40 55 62 7 38 68 12 33 17 28 41 60 36 14 10 + + + + + $PROJ_DIR$\..\lib\src\stm8s_clk.c + + + BICOMP + 56 + + + + + BICOMP + 38 62 11 7 3 20 40 43 55 68 12 33 17 28 41 60 36 14 1 10 + + + + + $PROJ_DIR$\..\lib\src\stm8s_gpio.c + + + BICOMP + 6 + + + + + BICOMP + 17 36 11 41 1 68 12 33 28 60 14 10 3 62 20 7 40 38 43 55 + + + + + $PROJ_DIR$\main.c + + + ICCSTM8 + 58 25 5 61 22 2 45 + + + BICOMP + 53 + + + + + ICCSTM8 + 11 68 33 3 17 62 28 20 41 7 60 40 36 38 14 43 1 10 55 12 8 13 49 4 23 26 30 9 27 47 44 21 31 19 69 64 70 66 59 54 + + + BICOMP + 11 60 4 31 68 12 33 10 30 13 28 14 44 47 23 8 49 19 17 41 36 1 26 9 62 3 20 7 40 38 43 55 21 27 + + + + + $PROJ_DIR$\..\lib\src\stm8s_beep.c + + + BICOMP + 51 + + + + + BICOMP + 20 11 43 3 40 55 62 7 38 68 12 33 17 28 41 60 36 14 1 10 + + + + + $PROJ_DIR$\..\lib\src\stm8s_exti.c + + + BICOMP + 46 + + + + + BICOMP + 28 14 11 68 12 33 60 10 17 41 36 1 3 62 20 7 40 38 43 55 - $PROJ_DIR$\..\lib\src\stm8s_exti.c + [MULTI_TOOL] + ILINK + + + $PROJ_DIR$\stm8s_it.c + ICCSTM8 + + + $PROJ_DIR$\..\lib\src\stm8s_uart1.c + ICCSTM8 + + + $PROJ_DIR$\..\lib\src\stm8s_tim4.c ICCSTM8 @@ -257,7 +287,11 @@ ICCSTM8 - $PROJ_DIR$\stm8s_it.c + $PROJ_DIR$\..\lib\src\stm8s_beep.c + ICCSTM8 + + + $PROJ_DIR$\..\lib\src\stm8s_exti.c ICCSTM8 diff --git a/4_EXT_INT_1PORT/user/EXT_INT_1PORT.ewp b/4_EXT_INT_1PORT/user/EXT_INT_1PORT.ewp index 320c956..22451d6 100644 --- a/4_EXT_INT_1PORT/user/EXT_INT_1PORT.ewp +++ b/4_EXT_INT_1PORT/user/EXT_INT_1PORT.ewp @@ -118,7 +118,7 @@ @@ -257,8 +257,9 @@ diff --git a/4_EXT_INT_1PORT/user/settings/EXT_INT_1PORT.dni b/4_EXT_INT_1PORT/user/settings/EXT_INT_1PORT.dni index 87923f8..2cccbc9 100644 --- a/4_EXT_INT_1PORT/user/settings/EXT_INT_1PORT.dni +++ b/4_EXT_INT_1PORT/user/settings/EXT_INT_1PORT.dni @@ -36,7 +36,7 @@ ActionState=1 Enabled=0 ShowSource=1 [DebugChecksum] -Checksum=680895150 +Checksum=-1002178695 [CallStack] ShowArgs=0 [Disassembly] diff --git a/4_EXT_INT_1PORT/user/settings/EXT_IN_1PORT.wsdt b/4_EXT_INT_1PORT/user/settings/EXT_IN_1PORT.wsdt index d176766..6d26d4b 100644 --- a/4_EXT_INT_1PORT/user/settings/EXT_IN_1PORT.wsdt +++ b/4_EXT_INT_1PORT/user/settings/EXT_IN_1PORT.wsdt @@ -53,14 +53,14 @@ - TextEditor$WS_DIR$\main.c00000139000TextEditor$WS_DIR$\..\lib\src\stm8s_gpio.c0000017467876827TextEditor$WS_DIR$\..\lib\src\stm8s_uart1.c0000019913287132870100000010000001 + TextEditor$WS_DIR$\main.c0000019837953795TextEditor$WS_DIR$\..\lib\src\stm8s_gpio.c0000017467876827TextEditor$WS_DIR$\..\lib\src\stm8s_uart1.c000001991328713287TextEditor$WS_DIR$\..\lib\inc\stm8s_tim1.h0000019810374103743TextEditor$WS_DIR$\..\lib\src\stm8s_clk.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_exti.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_beep.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_tim4.c000000000100000010000001 - iaridepm.enu1-2-2710192-2-215414680208146439101042714142-2-22421922-2-21924244100208324473480208146439 + iaridepm.enu1-2-2710192-2-215414680208146439101042714142-2-22421922-2-21924244100208324473480208146439 diff --git a/4_EXT_INT_1PORT/user/settings/EXT_IN_1PORT.wspos b/4_EXT_INT_1PORT/user/settings/EXT_IN_1PORT.wspos index 5085261..2170669 100644 --- a/4_EXT_INT_1PORT/user/settings/EXT_IN_1PORT.wspos +++ b/4_EXT_INT_1PORT/user/settings/EXT_IN_1PORT.wspos @@ -1,2 +1,2 @@ [MainWindow] -WindowPlacement=_ 1948 -2 3884 1054 3 +WindowPlacement=_ 1940 0 3876 1056 1 diff --git a/LOCK_STM8_BF/lib/inc/stm8s.h b/LOCK_STM8_BF/lib/inc/stm8s.h new file mode 100644 index 0000000..7d380ec --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s.h @@ -0,0 +1,2836 @@ +/** + ****************************************************************************** + * @file stm8s.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all HW registers definitions and memory mapping. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_H +#define __STM8S_H + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Uncomment the line below according to the target STM8S or STM8A device used in your + application. */ + + /* #define STM8S208 */ /*!< STM8S High density devices with CAN */ + /* #define STM8S207 */ /*!< STM8S High density devices without CAN */ + /* #define STM8S007 */ /*!< STM8S Value Line High density devices */ + /* #define STM8AF52Ax */ /*!< STM8A High density devices with CAN */ + /* #define STM8AF62Ax */ /*!< STM8A High density devices without CAN */ + /* #define STM8S105 */ /*!< STM8S Medium density devices */ + /* #define STM8S005 */ /*!< STM8S Value Line Medium density devices */ + /* #define STM8AF626x */ /*!< STM8A Medium density devices */ + /* #define STM8AF622x */ /*!< STM8A Low density devices */ + /* #define STM8S103 */ /*!< STM8S Low density devices */ + #define STM8S003 /*!< STM8S Value Line Low density devices */ + /* #define STM8S903 */ /*!< STM8S Low density devices */ + +/* Tip: To avoid modifying this file each time you need to switch between these + devices, you can define the device in your toolchain compiler preprocessor. + + - High-Density STM8A devices are the STM8AF52xx STM8AF6269/8x/Ax, + STM8AF51xx, and STM8AF6169/7x/8x/9x/Ax microcontrollers where the Flash memory + density ranges between 32 to 128 Kbytes + - Medium-Density STM8A devices are the STM8AF622x/4x, STM8AF6266/68, + STM8AF612x/4x, and STM8AF6166/68 microcontrollers where the Flash memory + density ranges between 8 to 32 Kbytes + - High-Density STM8S devices are the STM8S207xx, STM8S007 and STM8S208xx microcontrollers + where the Flash memory density ranges between 32 to 128 Kbytes. + - Medium-Density STM8S devices are the STM8S105x and STM8S005 microcontrollers + where the Flash memory density ranges between 16 to 32-Kbytes. + - Low-Density STM8A devices are the STM8AF622x microcontrollers where the Flash + density is 8 Kbytes. + - Low-Density STM8S devices are the STM8S103xx, STM8S003 and STM8S903xx microcontrollers + where the Flash density is 8 Kbytes. */ + +#if !defined (STM8S208) && !defined (STM8S207) && !defined (STM8S105) && \ + !defined (STM8S103) && !defined (STM8S903) && !defined (STM8AF52Ax) && \ + !defined (STM8AF62Ax) && !defined (STM8AF626x) && !defined (STM8S007) && \ + !defined (STM8S003)&& !defined (STM8S005) && !defined (STM8AF622x) + #error "Please select first the target STM8S/A device used in your application (in stm8s.h file)" +#endif + +/******************************************************************************/ +/* Library configuration section */ +/******************************************************************************/ +/* Check the used compiler */ +#if defined(__CSMC__) + #define _COSMIC_ +#elif defined(__RCST7__) + #define _RAISONANCE_ +#elif defined(__ICCSTM8__) + #define _IAR_ +#else + #error "Unsupported Compiler!" /* Compiler defines not found */ +#endif + +#if !defined USE_STDPERIPH_DRIVER +/* Comment the line below if you will not use the peripherals drivers. + In this case, these drivers will not be included and the application code will be + based on direct access to peripherals registers */ + #define USE_STDPERIPH_DRIVER +#endif + +/** + * @brief In the following line adjust the value of External High Speed oscillator (HSE) + used in your application + + Tip: To avoid modifying this file each time you need to use different HSE, you + can define the HSE value in your toolchain compiler preprocessor. + */ +#if !defined HSE_Value + #if defined (STM8S208) || defined (STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || \ + defined (STM8AF62Ax) || defined (STM8AF622x) + #define HSE_VALUE ((uint32_t)24000000) /* Value of the External oscillator in Hz*/ + #else + #define HSE_VALUE ((uint32_t)16000000) /* Value of the External oscillator in Hz*/ + #endif /* STM8S208 || STM8S207 || STM8S007 || STM8AF62Ax || STM8AF52Ax || STM8AF622x */ +#endif /* HSE_Value */ + +/** + * @brief Definition of Device on-chip RC oscillator frequencies + */ +#define HSI_VALUE ((uint32_t)16000000) /*!< Typical Value of the HSI in Hz */ +#define LSI_VALUE ((uint32_t)128000) /*!< Typical Value of the LSI in Hz */ + +#ifdef _COSMIC_ + #define FAR @far + #define NEAR @near + #define TINY @tiny + #define EEPROM @eeprom + #define CONST const +#elif defined (_RAISONANCE_) /* __RCST7__ */ + #define FAR far + #define NEAR data + #define TINY page0 + #define EEPROM eeprom + #define CONST code + #if defined (STM8S208) || defined (STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || \ + defined (STM8AF62Ax) + /*!< Used with memory Models for code higher than 64K */ + #define MEMCPY fmemcpy + #else /* STM8S903, STM8S103, STM8S003, STM8S105, STM8AF626x, STM8AF622x */ + /*!< Used with memory Models for code less than 64K */ + #define MEMCPY memcpy + #endif /* STM8S208 or STM8S207 or STM8S007 or STM8AF62Ax or STM8AF52Ax */ +#else /*_IAR_*/ + #define FAR __far + #define NEAR __near + #define TINY __tiny + #define EEPROM __eeprom + #define CONST const +#endif /* __CSMC__ */ + +/* For FLASH routines, select whether pointer will be declared as near (2 bytes, + to handle code smaller than 64KB) or far (3 bytes, to handle code larger + than 64K) */ + +#if defined (STM8S105) || defined (STM8S005) || defined (STM8S103) || defined (STM8S003) || \ + defined (STM8S903) || defined (STM8AF626x) || defined (STM8AF622x) +/*!< Used with memory Models for code smaller than 64K */ + #define PointerAttr NEAR + #define MemoryAddressCast uint16_t +#else /* STM8S208 or STM8S207 or STM8AF62Ax or STM8AF52Ax */ +/*!< Used with memory Models for code higher than 64K */ + #define PointerAttr FAR + #define MemoryAddressCast uint32_t +#endif /* STM8S105 or STM8S103 or STM8S003 or STM8S903 or STM8AF626x or STM8AF622x */ + +/* Uncomment the line below to enable the FLASH functions execution from RAM */ +#if !defined (RAM_EXECUTION) +/* #define RAM_EXECUTION (1) */ +#endif /* RAM_EXECUTION */ + +#ifdef RAM_EXECUTION + #ifdef _COSMIC_ + #define IN_RAM(a) a + #elif defined (_RAISONANCE_) /* __RCST7__ */ + #define IN_RAM(a) a inram + #else /*_IAR_*/ + #define IN_RAM(a) __ramfunc a + #endif /* _COSMIC_ */ +#else + #define IN_RAM(a) a +#endif /* RAM_EXECUTION */ + +/*!< [31:16] STM8S Standard Peripheral Library main version V2.2.0*/ +#define __STM8S_STDPERIPH_VERSION_MAIN ((uint8_t)0x02) /*!< [31:24] main version */ +#define __STM8S_STDPERIPH_VERSION_SUB1 ((uint8_t)0x02) /*!< [23:16] sub1 version */ +#define __STM8S_STDPERIPH_VERSION_SUB2 ((uint8_t)0x00) /*!< [15:8] sub2 version */ +#define __STM8S_STDPERIPH_VERSION_RC ((uint8_t)0x00) /*!< [7:0] release candidate */ +#define __STM8S_STDPERIPH_VERSION ( (__STM8S_STDPERIPH_VERSION_MAIN << 24)\ + |(__STM8S_STDPERIPH_VERSION_SUB1 << 16)\ + |(__STM8S_STDPERIPH_VERSION_SUB2 << 8)\ + |(__STM8S_STDPERIPH_VERSION_RC)) + +/******************************************************************************/ + +/* Includes ------------------------------------------------------------------*/ + +/* Exported types and constants ----------------------------------------------*/ + +/** @addtogroup Exported_types + * @{ + */ + +/** + * IO definitions + * + * define access restrictions to peripheral registers + */ +#define __I volatile const /*!< defines 'read only' permissions */ +#define __O volatile /*!< defines 'write only' permissions */ +#define __IO volatile /*!< defines 'read / write' permissions */ + +/*!< Signed integer types */ +typedef signed char int8_t; +typedef signed short int16_t; +typedef signed long int32_t; + +/*!< Unsigned integer types */ +typedef unsigned char uint8_t; +typedef unsigned short uint16_t; +typedef unsigned long uint32_t; + +/*!< STM8 Standard Peripheral Library old types (maintained for legacy purpose) */ + +typedef int32_t s32; +typedef int16_t s16; +typedef int8_t s8; + +typedef uint32_t u32; +typedef uint16_t u16; +typedef uint8_t u8; + + +typedef enum {FALSE = 0, TRUE = !FALSE} bool; + +typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus, BitStatus, BitAction; + +typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState; +#define IS_FUNCTIONALSTATE_OK(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) + +typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus; + +#define U8_MAX (255) +#define S8_MAX (127) +#define S8_MIN (-128) +#define U16_MAX (65535u) +#define S16_MAX (32767) +#define S16_MIN (-32768) +#define U32_MAX (4294967295uL) +#define S32_MAX (2147483647) +#define S32_MIN (-2147483648uL) + +/** + * @} + */ + +/** @addtogroup MAP_FILE_Exported_Types_and_Constants + * @{ + */ + +/******************************************************************************/ +/* IP registers structures */ +/******************************************************************************/ + +/** + * @brief General Purpose I/Os (GPIO) + */ +typedef struct GPIO_struct +{ + __IO uint8_t ODR; /*!< Output Data Register */ + __IO uint8_t IDR; /*!< Input Data Register */ + __IO uint8_t DDR; /*!< Data Direction Register */ + __IO uint8_t CR1; /*!< Configuration Register 1 */ + __IO uint8_t CR2; /*!< Configuration Register 2 */ +} +GPIO_TypeDef; + +/** @addtogroup GPIO_Registers_Reset_Value + * @{ + */ + +#define GPIO_ODR_RESET_VALUE ((uint8_t)0x00) +#define GPIO_DDR_RESET_VALUE ((uint8_t)0x00) +#define GPIO_CR1_RESET_VALUE ((uint8_t)0x00) +#define GPIO_CR2_RESET_VALUE ((uint8_t)0x00) + +/** + * @} + */ + +/*----------------------------------------------------------------------------*/ +#if defined(STM8S105) || defined(STM8S005) || defined(STM8S103) || defined(STM8S003) || \ + defined(STM8S903) || defined(STM8AF626x) || defined(STM8AF622x) +/** + * @brief Analog to Digital Converter (ADC1) + */ + typedef struct ADC1_struct + { + __IO uint8_t DB0RH; /*!< ADC1 Data Buffer Register (MSB) */ + __IO uint8_t DB0RL; /*!< ADC1 Data Buffer Register (LSB) */ + __IO uint8_t DB1RH; /*!< ADC1 Data Buffer Register (MSB) */ + __IO uint8_t DB1RL; /*!< ADC1 Data Buffer Register (LSB) */ + __IO uint8_t DB2RH; /*!< ADC1 Data Buffer Register (MSB) */ + __IO uint8_t DB2RL; /*!< ADC1 Data Buffer Register (LSB) */ + __IO uint8_t DB3RH; /*!< ADC1 Data Buffer Register (MSB) */ + __IO uint8_t DB3RL; /*!< ADC1 Data Buffer Register (LSB) */ + __IO uint8_t DB4RH; /*!< ADC1 Data Buffer Register (MSB) */ + __IO uint8_t DB4RL; /*!< ADC1 Data Buffer Register (LSB) */ + __IO uint8_t DB5RH; /*!< ADC1 Data Buffer Register (MSB) */ + __IO uint8_t DB5RL; /*!< ADC1 Data Buffer Register (LSB) */ + __IO uint8_t DB6RH; /*!< ADC1 Data Buffer Register (MSB) */ + __IO uint8_t DB6RL; /*!< ADC1 Data Buffer Register (LSB) */ + __IO uint8_t DB7RH; /*!< ADC1 Data Buffer Register (MSB) */ + __IO uint8_t DB7RL; /*!< ADC1 Data Buffer Register (LSB) */ + __IO uint8_t DB8RH; /*!< ADC1 Data Buffer Register (MSB) */ + __IO uint8_t DB8RL; /*!< ADC1 Data Buffer Register (LSB) */ + __IO uint8_t DB9RH; /*!< ADC1 Data Buffer Register (MSB) */ + __IO uint8_t DB9RL; /*!< ADC1 Data Buffer Register (LSB) */ + uint8_t RESERVED[12]; /*!< Reserved byte */ + __IO uint8_t CSR; /*!< ADC1 control status register */ + __IO uint8_t CR1; /*!< ADC1 configuration register 1 */ + __IO uint8_t CR2; /*!< ADC1 configuration register 2 */ + __IO uint8_t CR3; /*!< ADC1 configuration register 3 */ + __IO uint8_t DRH; /*!< ADC1 Data high */ + __IO uint8_t DRL; /*!< ADC1 Data low */ + __IO uint8_t TDRH; /*!< ADC1 Schmitt trigger disable register high */ + __IO uint8_t TDRL; /*!< ADC1 Schmitt trigger disable register low */ + __IO uint8_t HTRH; /*!< ADC1 high threshold register High*/ + __IO uint8_t HTRL; /*!< ADC1 high threshold register Low*/ + __IO uint8_t LTRH; /*!< ADC1 low threshold register high */ + __IO uint8_t LTRL; /*!< ADC1 low threshold register low */ + __IO uint8_t AWSRH; /*!< ADC1 watchdog status register high */ + __IO uint8_t AWSRL; /*!< ADC1 watchdog status register low */ + __IO uint8_t AWCRH; /*!< ADC1 watchdog control register high */ + __IO uint8_t AWCRL; /*!< ADC1 watchdog control register low */ + } + ADC1_TypeDef; + +/** @addtogroup ADC1_Registers_Reset_Value + * @{ + */ + #define ADC1_CSR_RESET_VALUE ((uint8_t)0x00) + #define ADC1_CR1_RESET_VALUE ((uint8_t)0x00) + #define ADC1_CR2_RESET_VALUE ((uint8_t)0x00) + #define ADC1_CR3_RESET_VALUE ((uint8_t)0x00) + #define ADC1_TDRL_RESET_VALUE ((uint8_t)0x00) + #define ADC1_TDRH_RESET_VALUE ((uint8_t)0x00) + #define ADC1_HTRL_RESET_VALUE ((uint8_t)0x03) + #define ADC1_HTRH_RESET_VALUE ((uint8_t)0xFF) + #define ADC1_LTRH_RESET_VALUE ((uint8_t)0x00) + #define ADC1_LTRL_RESET_VALUE ((uint8_t)0x00) + #define ADC1_AWCRH_RESET_VALUE ((uint8_t)0x00) + #define ADC1_AWCRL_RESET_VALUE ((uint8_t)0x00) +/** + * @} + */ + +/** @addtogroup ADC1_Registers_Bits_Definition + * @{ + */ + #define ADC1_CSR_EOC ((uint8_t)0x80) /*!< End of Conversion mask */ + #define ADC1_CSR_AWD ((uint8_t)0x40) /*!< Analog Watch Dog Status mask */ + #define ADC1_CSR_EOCIE ((uint8_t)0x20) /*!< Interrupt Enable for EOC mask */ + #define ADC1_CSR_AWDIE ((uint8_t)0x10) /*!< Analog Watchdog interrupt enable mask */ + #define ADC1_CSR_CH ((uint8_t)0x0F) /*!< Channel selection bits mask */ + + #define ADC1_CR1_SPSEL ((uint8_t)0x70) /*!< Prescaler selection mask */ + #define ADC1_CR1_CONT ((uint8_t)0x02) /*!< Continuous conversion mask */ + #define ADC1_CR1_ADON ((uint8_t)0x01) /*!< A/D Converter on/off mask */ + + #define ADC1_CR2_EXTTRIG ((uint8_t)0x40) /*!< External trigger enable mask */ + #define ADC1_CR2_EXTSEL ((uint8_t)0x30) /*!< External event selection mask */ + #define ADC1_CR2_ALIGN ((uint8_t)0x08) /*!< Data Alignment mask */ + #define ADC1_CR2_SCAN ((uint8_t)0x02) /*!< Scan mode mask */ + + #define ADC1_CR3_DBUF ((uint8_t)0x80) /*!< Data Buffer Enable mask */ + #define ADC1_CR3_OVR ((uint8_t)0x40) /*!< Overrun Status Flag mask */ + +#endif /* (STM8S105) ||(STM8S103) || (STM8S005) ||(STM8S003) || (STM8S903) || (STM8AF626x) || (STM8AF622x) */ +/** + * @} + */ + +/*----------------------------------------------------------------------------*/ +/** + * @brief Analog to Digital Converter (ADC2) + */ +#if defined(STM8S208) || defined(STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || defined (STM8AF62Ax) + typedef struct ADC2_struct + { + __IO uint8_t CSR; /*!< ADC2 control status register */ + __IO uint8_t CR1; /*!< ADC2 configuration register 1 */ + __IO uint8_t CR2; /*!< ADC2 configuration register 2 */ + uint8_t RESERVED; /*!< Reserved byte */ + __IO uint8_t DRH; /*!< ADC2 Data high */ + __IO uint8_t DRL; /*!< ADC2 Data low */ + __IO uint8_t TDRH; /*!< ADC2 Schmitt trigger disable register high */ + __IO uint8_t TDRL; /*!< ADC2 Schmitt trigger disable register low */ + } + ADC2_TypeDef; + +/** @addtogroup ADC2_Registers_Reset_Value + * @{ + */ + #define ADC2_CSR_RESET_VALUE ((uint8_t)0x00) + #define ADC2_CR1_RESET_VALUE ((uint8_t)0x00) + #define ADC2_CR2_RESET_VALUE ((uint8_t)0x00) + #define ADC2_TDRL_RESET_VALUE ((uint8_t)0x00) + #define ADC2_TDRH_RESET_VALUE ((uint8_t)0x00) +/** + * @} + */ + +/** @addtogroup ADC2_Registers_Bits_Definition + * @{ + */ + #define ADC2_CSR_EOC ((uint8_t)0x80) /*!< End of Conversion mask */ + #define ADC2_CSR_EOCIE ((uint8_t)0x20) /*!< Interrupt Enable for EOC mask */ + #define ADC2_CSR_CH ((uint8_t)0x0F) /*!< Channel selection bits mask */ + + #define ADC2_CR1_SPSEL ((uint8_t)0x70) /*!< Prescaler selection mask */ + #define ADC2_CR1_CONT ((uint8_t)0x02) /*!< Continuous conversion mask */ + #define ADC2_CR1_ADON ((uint8_t)0x01) /*!< A/D Converter on/off mask */ + + #define ADC2_CR2_EXTTRIG ((uint8_t)0x40) /*!< External trigger enable mask */ + #define ADC2_CR2_EXTSEL ((uint8_t)0x30) /*!< External event selection mask */ + #define ADC2_CR2_ALIGN ((uint8_t)0x08) /*!< Data Alignment mask */ + +#endif /* (STM8S208) ||(STM8S207) || defined (STM8S007) || (STM8AF62Ax) || (STM8AF52Ax) */ +/** + * @} + */ + +/*----------------------------------------------------------------------------*/ + +/** + * @brief Auto Wake Up (AWU) peripheral registers. + */ +typedef struct AWU_struct +{ + __IO uint8_t CSR; /*!< AWU Control status register */ + __IO uint8_t APR; /*!< AWU Asynchronous prescaler buffer */ + __IO uint8_t TBR; /*!< AWU Time base selection register */ +} +AWU_TypeDef; + +/** @addtogroup AWU_Registers_Reset_Value + * @{ + */ +#define AWU_CSR_RESET_VALUE ((uint8_t)0x00) +#define AWU_APR_RESET_VALUE ((uint8_t)0x3F) +#define AWU_TBR_RESET_VALUE ((uint8_t)0x00) + +/** + * @} + */ + +/** @addtogroup AWU_Registers_Bits_Definition + * @{ + */ + +#define AWU_CSR_AWUF ((uint8_t)0x20) /*!< Interrupt flag mask */ +#define AWU_CSR_AWUEN ((uint8_t)0x10) /*!< Auto Wake-up enable mask */ +#define AWU_CSR_MSR ((uint8_t)0x01) /*!< LSI Measurement enable mask */ + +#define AWU_APR_APR ((uint8_t)0x3F) /*!< Asynchronous Prescaler divider mask */ + +#define AWU_TBR_AWUTB ((uint8_t)0x0F) /*!< Timebase selection mask */ + +/** + * @} + */ + +/*----------------------------------------------------------------------------*/ +/** + * @brief Beeper (BEEP) peripheral registers. + */ + +typedef struct BEEP_struct +{ + __IO uint8_t CSR; /*!< BEEP Control status register */ +} +BEEP_TypeDef; + +/** @addtogroup BEEP_Registers_Reset_Value + * @{ + */ +#define BEEP_CSR_RESET_VALUE ((uint8_t)0x1F) +/** + * @} + */ + +/** @addtogroup BEEP_Registers_Bits_Definition + * @{ + */ +#define BEEP_CSR_BEEPSEL ((uint8_t)0xC0) /*!< Beeper frequency selection mask */ +#define BEEP_CSR_BEEPEN ((uint8_t)0x20) /*!< Beeper enable mask */ +#define BEEP_CSR_BEEPDIV ((uint8_t)0x1F) /*!< Beeper Divider prescalar mask */ +/** + * @} + */ + +/*----------------------------------------------------------------------------*/ +/** + * @brief Clock Controller (CLK) + */ +typedef struct CLK_struct +{ + __IO uint8_t ICKR; /*!< Internal Clocks Control Register */ + __IO uint8_t ECKR; /*!< External Clocks Control Register */ + uint8_t RESERVED; /*!< Reserved byte */ + __IO uint8_t CMSR; /*!< Clock Master Status Register */ + __IO uint8_t SWR; /*!< Clock Master Switch Register */ + __IO uint8_t SWCR; /*!< Switch Control Register */ + __IO uint8_t CKDIVR; /*!< Clock Divider Register */ + __IO uint8_t PCKENR1; /*!< Peripheral Clock Gating Register 1 */ + __IO uint8_t CSSR; /*!< Clock Security System Register */ + __IO uint8_t CCOR; /*!< Configurable Clock Output Register */ + __IO uint8_t PCKENR2; /*!< Peripheral Clock Gating Register 2 */ + uint8_t RESERVED1; /*!< Reserved byte */ + __IO uint8_t HSITRIMR; /*!< HSI Calibration Trimmer Register */ + __IO uint8_t SWIMCCR; /*!< SWIM clock control register */ +} +CLK_TypeDef; + +/** @addtogroup CLK_Registers_Reset_Value + * @{ + */ + +#define CLK_ICKR_RESET_VALUE ((uint8_t)0x01) +#define CLK_ECKR_RESET_VALUE ((uint8_t)0x00) +#define CLK_CMSR_RESET_VALUE ((uint8_t)0xE1) +#define CLK_SWR_RESET_VALUE ((uint8_t)0xE1) +#define CLK_SWCR_RESET_VALUE ((uint8_t)0x00) +#define CLK_CKDIVR_RESET_VALUE ((uint8_t)0x18) +#define CLK_PCKENR1_RESET_VALUE ((uint8_t)0xFF) +#define CLK_PCKENR2_RESET_VALUE ((uint8_t)0xFF) +#define CLK_CSSR_RESET_VALUE ((uint8_t)0x00) +#define CLK_CCOR_RESET_VALUE ((uint8_t)0x00) +#define CLK_HSITRIMR_RESET_VALUE ((uint8_t)0x00) +#define CLK_SWIMCCR_RESET_VALUE ((uint8_t)0x00) + +/** + * @} + */ + +/** @addtogroup CLK_Registers_Bits_Definition + * @{ + */ +#define CLK_ICKR_SWUAH ((uint8_t)0x20) /*!< Slow Wake-up from Active Halt/Halt modes */ +#define CLK_ICKR_LSIRDY ((uint8_t)0x10) /*!< Low speed internal oscillator ready */ +#define CLK_ICKR_LSIEN ((uint8_t)0x08) /*!< Low speed internal RC oscillator enable */ +#define CLK_ICKR_FHWU ((uint8_t)0x04) /*!< Fast Wake-up from Active Halt/Halt mode */ +#define CLK_ICKR_HSIRDY ((uint8_t)0x02) /*!< High speed internal RC oscillator ready */ +#define CLK_ICKR_HSIEN ((uint8_t)0x01) /*!< High speed internal RC oscillator enable */ + +#define CLK_ECKR_HSERDY ((uint8_t)0x02) /*!< High speed external crystal oscillator ready */ +#define CLK_ECKR_HSEEN ((uint8_t)0x01) /*!< High speed external crystal oscillator enable */ + +#define CLK_CMSR_CKM ((uint8_t)0xFF) /*!< Clock master status bits */ + +#define CLK_SWR_SWI ((uint8_t)0xFF) /*!< Clock master selection bits */ + +#define CLK_SWCR_SWIF ((uint8_t)0x08) /*!< Clock switch interrupt flag */ +#define CLK_SWCR_SWIEN ((uint8_t)0x04) /*!< Clock switch interrupt enable */ +#define CLK_SWCR_SWEN ((uint8_t)0x02) /*!< Switch start/stop */ +#define CLK_SWCR_SWBSY ((uint8_t)0x01) /*!< Switch busy flag*/ + +#define CLK_CKDIVR_HSIDIV ((uint8_t)0x18) /*!< High speed internal clock prescaler */ +#define CLK_CKDIVR_CPUDIV ((uint8_t)0x07) /*!< CPU clock prescaler */ + +#define CLK_PCKENR1_TIM1 ((uint8_t)0x80) /*!< Timer 1 clock enable */ +#define CLK_PCKENR1_TIM3 ((uint8_t)0x40) /*!< Timer 3 clock enable */ +#define CLK_PCKENR1_TIM2 ((uint8_t)0x20) /*!< Timer 2 clock enable */ +#define CLK_PCKENR1_TIM5 ((uint8_t)0x20) /*!< Timer 5 clock enable */ +#define CLK_PCKENR1_TIM4 ((uint8_t)0x10) /*!< Timer 4 clock enable */ +#define CLK_PCKENR1_TIM6 ((uint8_t)0x10) /*!< Timer 6 clock enable */ +#define CLK_PCKENR1_UART3 ((uint8_t)0x08) /*!< UART3 clock enable */ +#define CLK_PCKENR1_UART2 ((uint8_t)0x08) /*!< UART2 clock enable */ +#define CLK_PCKENR1_UART1 ((uint8_t)0x04) /*!< UART1 clock enable */ +#define CLK_PCKENR1_SPI ((uint8_t)0x02) /*!< SPI clock enable */ +#define CLK_PCKENR1_I2C ((uint8_t)0x01) /*!< I2C clock enable */ + +#define CLK_PCKENR2_CAN ((uint8_t)0x80) /*!< CAN clock enable */ +#define CLK_PCKENR2_ADC ((uint8_t)0x08) /*!< ADC clock enable */ +#define CLK_PCKENR2_AWU ((uint8_t)0x04) /*!< AWU clock enable */ + +#define CLK_CSSR_CSSD ((uint8_t)0x08) /*!< Clock security system detection */ +#define CLK_CSSR_CSSDIE ((uint8_t)0x04) /*!< Clock security system detection interrupt enable */ +#define CLK_CSSR_AUX ((uint8_t)0x02) /*!< Auxiliary oscillator connected to master clock */ +#define CLK_CSSR_CSSEN ((uint8_t)0x01) /*!< Clock security system enable */ + +#define CLK_CCOR_CCOBSY ((uint8_t)0x40) /*!< Configurable clock output busy */ +#define CLK_CCOR_CCORDY ((uint8_t)0x20) /*!< Configurable clock output ready */ +#define CLK_CCOR_CCOSEL ((uint8_t)0x1E) /*!< Configurable clock output selection */ +#define CLK_CCOR_CCOEN ((uint8_t)0x01) /*!< Configurable clock output enable */ + +#define CLK_HSITRIMR_HSITRIM ((uint8_t)0x07) /*!< High speed internal oscillator trimmer */ + +#define CLK_SWIMCCR_SWIMDIV ((uint8_t)0x01) /*!< SWIM Clock Dividing Factor */ + +/** + * @} + */ + +/*----------------------------------------------------------------------------*/ +/** + * @brief 16-bit timer with complementary PWM outputs (TIM1) + */ + +typedef struct TIM1_struct +{ + __IO uint8_t CR1; /*!< control register 1 */ + __IO uint8_t CR2; /*!< control register 2 */ + __IO uint8_t SMCR; /*!< Synchro mode control register */ + __IO uint8_t ETR; /*!< external trigger register */ + __IO uint8_t IER; /*!< interrupt enable register*/ + __IO uint8_t SR1; /*!< status register 1 */ + __IO uint8_t SR2; /*!< status register 2 */ + __IO uint8_t EGR; /*!< event generation register */ + __IO uint8_t CCMR1; /*!< CC mode register 1 */ + __IO uint8_t CCMR2; /*!< CC mode register 2 */ + __IO uint8_t CCMR3; /*!< CC mode register 3 */ + __IO uint8_t CCMR4; /*!< CC mode register 4 */ + __IO uint8_t CCER1; /*!< CC enable register 1 */ + __IO uint8_t CCER2; /*!< CC enable register 2 */ + __IO uint8_t CNTRH; /*!< counter high */ + __IO uint8_t CNTRL; /*!< counter low */ + __IO uint8_t PSCRH; /*!< prescaler high */ + __IO uint8_t PSCRL; /*!< prescaler low */ + __IO uint8_t ARRH; /*!< auto-reload register high */ + __IO uint8_t ARRL; /*!< auto-reload register low */ + __IO uint8_t RCR; /*!< Repetition Counter register */ + __IO uint8_t CCR1H; /*!< capture/compare register 1 high */ + __IO uint8_t CCR1L; /*!< capture/compare register 1 low */ + __IO uint8_t CCR2H; /*!< capture/compare register 2 high */ + __IO uint8_t CCR2L; /*!< capture/compare register 2 low */ + __IO uint8_t CCR3H; /*!< capture/compare register 3 high */ + __IO uint8_t CCR3L; /*!< capture/compare register 3 low */ + __IO uint8_t CCR4H; /*!< capture/compare register 3 high */ + __IO uint8_t CCR4L; /*!< capture/compare register 3 low */ + __IO uint8_t BKR; /*!< Break Register */ + __IO uint8_t DTR; /*!< dead-time register */ + __IO uint8_t OISR; /*!< Output idle register */ +} +TIM1_TypeDef; + +/** @addtogroup TIM1_Registers_Reset_Value + * @{ + */ + +#define TIM1_CR1_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CR2_RESET_VALUE ((uint8_t)0x00) +#define TIM1_SMCR_RESET_VALUE ((uint8_t)0x00) +#define TIM1_ETR_RESET_VALUE ((uint8_t)0x00) +#define TIM1_IER_RESET_VALUE ((uint8_t)0x00) +#define TIM1_SR1_RESET_VALUE ((uint8_t)0x00) +#define TIM1_SR2_RESET_VALUE ((uint8_t)0x00) +#define TIM1_EGR_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCMR1_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCMR2_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCMR3_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCMR4_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCER1_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCER2_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CNTRH_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CNTRL_RESET_VALUE ((uint8_t)0x00) +#define TIM1_PSCRH_RESET_VALUE ((uint8_t)0x00) +#define TIM1_PSCRL_RESET_VALUE ((uint8_t)0x00) +#define TIM1_ARRH_RESET_VALUE ((uint8_t)0xFF) +#define TIM1_ARRL_RESET_VALUE ((uint8_t)0xFF) +#define TIM1_RCR_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCR1H_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCR1L_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCR2H_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCR2L_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCR3H_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCR3L_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCR4H_RESET_VALUE ((uint8_t)0x00) +#define TIM1_CCR4L_RESET_VALUE ((uint8_t)0x00) +#define TIM1_BKR_RESET_VALUE ((uint8_t)0x00) +#define TIM1_DTR_RESET_VALUE ((uint8_t)0x00) +#define TIM1_OISR_RESET_VALUE ((uint8_t)0x00) + +/** + * @} + */ + +/** @addtogroup TIM1_Registers_Bits_Definition + * @{ + */ +/* CR1*/ +#define TIM1_CR1_ARPE ((uint8_t)0x80) /*!< Auto-Reload Preload Enable mask. */ +#define TIM1_CR1_CMS ((uint8_t)0x60) /*!< Center-aligned Mode Selection mask. */ +#define TIM1_CR1_DIR ((uint8_t)0x10) /*!< Direction mask. */ +#define TIM1_CR1_OPM ((uint8_t)0x08) /*!< One Pulse Mode mask. */ +#define TIM1_CR1_URS ((uint8_t)0x04) /*!< Update Request Source mask. */ +#define TIM1_CR1_UDIS ((uint8_t)0x02) /*!< Update DIsable mask. */ +#define TIM1_CR1_CEN ((uint8_t)0x01) /*!< Counter Enable mask. */ +/* CR2*/ +#define TIM1_CR2_TI1S ((uint8_t)0x80) /*!< TI1S Selection mask. */ +#define TIM1_CR2_MMS ((uint8_t)0x70) /*!< MMS Selection mask. */ +#define TIM1_CR2_COMS ((uint8_t)0x04) /*!< Capture/Compare Control Update Selection mask. */ +#define TIM1_CR2_CCPC ((uint8_t)0x01) /*!< Capture/Compare Preloaded Control mask. */ +/* SMCR*/ +#define TIM1_SMCR_MSM ((uint8_t)0x80) /*!< Master/Slave Mode mask. */ +#define TIM1_SMCR_TS ((uint8_t)0x70) /*!< Trigger Selection mask. */ +#define TIM1_SMCR_SMS ((uint8_t)0x07) /*!< Slave Mode Selection mask. */ +/*ETR*/ +#define TIM1_ETR_ETP ((uint8_t)0x80) /*!< External Trigger Polarity mask. */ +#define TIM1_ETR_ECE ((uint8_t)0x40)/*!< External Clock mask. */ +#define TIM1_ETR_ETPS ((uint8_t)0x30) /*!< External Trigger Prescaler mask. */ +#define TIM1_ETR_ETF ((uint8_t)0x0F) /*!< External Trigger Filter mask. */ +/*IER*/ +#define TIM1_IER_BIE ((uint8_t)0x80) /*!< Break Interrupt Enable mask. */ +#define TIM1_IER_TIE ((uint8_t)0x40) /*!< Trigger Interrupt Enable mask. */ +#define TIM1_IER_COMIE ((uint8_t)0x20) /*!< Commutation Interrupt Enable mask.*/ +#define TIM1_IER_CC4IE ((uint8_t)0x10) /*!< Capture/Compare 4 Interrupt Enable mask. */ +#define TIM1_IER_CC3IE ((uint8_t)0x08) /*!< Capture/Compare 3 Interrupt Enable mask. */ +#define TIM1_IER_CC2IE ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Enable mask. */ +#define TIM1_IER_CC1IE ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Enable mask. */ +#define TIM1_IER_UIE ((uint8_t)0x01) /*!< Update Interrupt Enable mask. */ +/*SR1*/ +#define TIM1_SR1_BIF ((uint8_t)0x80) /*!< Break Interrupt Flag mask. */ +#define TIM1_SR1_TIF ((uint8_t)0x40) /*!< Trigger Interrupt Flag mask. */ +#define TIM1_SR1_COMIF ((uint8_t)0x20) /*!< Commutation Interrupt Flag mask. */ +#define TIM1_SR1_CC4IF ((uint8_t)0x10) /*!< Capture/Compare 4 Interrupt Flag mask. */ +#define TIM1_SR1_CC3IF ((uint8_t)0x08) /*!< Capture/Compare 3 Interrupt Flag mask. */ +#define TIM1_SR1_CC2IF ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Flag mask. */ +#define TIM1_SR1_CC1IF ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Flag mask. */ +#define TIM1_SR1_UIF ((uint8_t)0x01) /*!< Update Interrupt Flag mask. */ +/*SR2*/ +#define TIM1_SR2_CC4OF ((uint8_t)0x10) /*!< Capture/Compare 4 Overcapture Flag mask. */ +#define TIM1_SR2_CC3OF ((uint8_t)0x08) /*!< Capture/Compare 3 Overcapture Flag mask. */ +#define TIM1_SR2_CC2OF ((uint8_t)0x04) /*!< Capture/Compare 2 Overcapture Flag mask. */ +#define TIM1_SR2_CC1OF ((uint8_t)0x02) /*!< Capture/Compare 1 Overcapture Flag mask. */ +/*EGR*/ +#define TIM1_EGR_BG ((uint8_t)0x80) /*!< Break Generation mask. */ +#define TIM1_EGR_TG ((uint8_t)0x40) /*!< Trigger Generation mask. */ +#define TIM1_EGR_COMG ((uint8_t)0x20) /*!< Capture/Compare Control Update Generation mask. */ +#define TIM1_EGR_CC4G ((uint8_t)0x10) /*!< Capture/Compare 4 Generation mask. */ +#define TIM1_EGR_CC3G ((uint8_t)0x08) /*!< Capture/Compare 3 Generation mask. */ +#define TIM1_EGR_CC2G ((uint8_t)0x04) /*!< Capture/Compare 2 Generation mask. */ +#define TIM1_EGR_CC1G ((uint8_t)0x02) /*!< Capture/Compare 1 Generation mask. */ +#define TIM1_EGR_UG ((uint8_t)0x01) /*!< Update Generation mask. */ +/*CCMR*/ +#define TIM1_CCMR_ICxPSC ((uint8_t)0x0C) /*!< Input Capture x Prescaler mask. */ +#define TIM1_CCMR_ICxF ((uint8_t)0xF0) /*!< Input Capture x Filter mask. */ +#define TIM1_CCMR_OCM ((uint8_t)0x70) /*!< Output Compare x Mode mask. */ +#define TIM1_CCMR_OCxPE ((uint8_t)0x08) /*!< Output Compare x Preload Enable mask. */ +#define TIM1_CCMR_OCxFE ((uint8_t)0x04) /*!< Output Compare x Fast Enable mask. */ +#define TIM1_CCMR_CCxS ((uint8_t)0x03) /*!< Capture/Compare x Selection mask. */ + +#define CCMR_TIxDirect_Set ((uint8_t)0x01) +/*CCER1*/ +#define TIM1_CCER1_CC2NP ((uint8_t)0x80) /*!< Capture/Compare 2 Complementary output Polarity mask. */ +#define TIM1_CCER1_CC2NE ((uint8_t)0x40) /*!< Capture/Compare 2 Complementary output enable mask. */ +#define TIM1_CCER1_CC2P ((uint8_t)0x20) /*!< Capture/Compare 2 output Polarity mask. */ +#define TIM1_CCER1_CC2E ((uint8_t)0x10) /*!< Capture/Compare 2 output enable mask. */ +#define TIM1_CCER1_CC1NP ((uint8_t)0x08) /*!< Capture/Compare 1 Complementary output Polarity mask. */ +#define TIM1_CCER1_CC1NE ((uint8_t)0x04) /*!< Capture/Compare 1 Complementary output enable mask. */ +#define TIM1_CCER1_CC1P ((uint8_t)0x02) /*!< Capture/Compare 1 output Polarity mask. */ +#define TIM1_CCER1_CC1E ((uint8_t)0x01) /*!< Capture/Compare 1 output enable mask. */ +/*CCER2*/ +#define TIM1_CCER2_CC4P ((uint8_t)0x20) /*!< Capture/Compare 4 output Polarity mask. */ +#define TIM1_CCER2_CC4E ((uint8_t)0x10) /*!< Capture/Compare 4 output enable mask. */ +#define TIM1_CCER2_CC3NP ((uint8_t)0x08) /*!< Capture/Compare 3 Complementary output Polarity mask. */ +#define TIM1_CCER2_CC3NE ((uint8_t)0x04) /*!< Capture/Compare 3 Complementary output enable mask. */ +#define TIM1_CCER2_CC3P ((uint8_t)0x02) /*!< Capture/Compare 3 output Polarity mask. */ +#define TIM1_CCER2_CC3E ((uint8_t)0x01) /*!< Capture/Compare 3 output enable mask. */ +/*CNTRH*/ +#define TIM1_CNTRH_CNT ((uint8_t)0xFF) /*!< Counter Value (MSB) mask. */ +/*CNTRL*/ +#define TIM1_CNTRL_CNT ((uint8_t)0xFF) /*!< Counter Value (LSB) mask. */ +/*PSCH*/ +#define TIM1_PSCH_PSC ((uint8_t)0xFF) /*!< Prescaler Value (MSB) mask. */ +/*PSCL*/ +#define TIM1_PSCL_PSC ((uint8_t)0xFF) /*!< Prescaler Value (LSB) mask. */ +/*ARR*/ +#define TIM1_ARRH_ARR ((uint8_t)0xFF) /*!< Autoreload Value (MSB) mask. */ +#define TIM1_ARRL_ARR ((uint8_t)0xFF) /*!< Autoreload Value (LSB) mask. */ +/*RCR*/ +#define TIM1_RCR_REP ((uint8_t)0xFF) /*!< Repetition Counter Value mask. */ +/*CCR1*/ +#define TIM1_CCR1H_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (MSB) mask. */ +#define TIM1_CCR1L_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (LSB) mask. */ +/*CCR2*/ +#define TIM1_CCR2H_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (MSB) mask. */ +#define TIM1_CCR2L_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (LSB) mask. */ +/*CCR3*/ +#define TIM1_CCR3H_CCR3 ((uint8_t)0xFF) /*!< Capture/Compare 3 Value (MSB) mask. */ +#define TIM1_CCR3L_CCR3 ((uint8_t)0xFF) /*!< Capture/Compare 3 Value (LSB) mask. */ +/*CCR4*/ +#define TIM1_CCR4H_CCR4 ((uint8_t)0xFF) /*!< Capture/Compare 4 Value (MSB) mask. */ +#define TIM1_CCR4L_CCR4 ((uint8_t)0xFF) /*!< Capture/Compare 4 Value (LSB) mask. */ +/*BKR*/ +#define TIM1_BKR_MOE ((uint8_t)0x80) /*!< Main Output Enable mask. */ +#define TIM1_BKR_AOE ((uint8_t)0x40) /*!< Automatic Output Enable mask. */ +#define TIM1_BKR_BKP ((uint8_t)0x20) /*!< Break Polarity mask. */ +#define TIM1_BKR_BKE ((uint8_t)0x10) /*!< Break Enable mask. */ +#define TIM1_BKR_OSSR ((uint8_t)0x08) /*!< Off-State Selection for Run mode mask. */ +#define TIM1_BKR_OSSI ((uint8_t)0x04) /*!< Off-State Selection for Idle mode mask. */ +#define TIM1_BKR_LOCK ((uint8_t)0x03) /*!< Lock Configuration mask. */ +/*DTR*/ +#define TIM1_DTR_DTG ((uint8_t)0xFF) /*!< Dead-Time Generator set-up mask. */ +/*OISR*/ +#define TIM1_OISR_OIS4 ((uint8_t)0x40) /*!< Output Idle state 4 (OC4 output) mask. */ +#define TIM1_OISR_OIS3N ((uint8_t)0x20) /*!< Output Idle state 3 (OC3N output) mask. */ +#define TIM1_OISR_OIS3 ((uint8_t)0x10) /*!< Output Idle state 3 (OC3 output) mask. */ +#define TIM1_OISR_OIS2N ((uint8_t)0x08) /*!< Output Idle state 2 (OC2N output) mask. */ +#define TIM1_OISR_OIS2 ((uint8_t)0x04) /*!< Output Idle state 2 (OC2 output) mask. */ +#define TIM1_OISR_OIS1N ((uint8_t)0x02) /*!< Output Idle state 1 (OC1N output) mask. */ +#define TIM1_OISR_OIS1 ((uint8_t)0x01) /*!< Output Idle state 1 (OC1 output) mask. */ +/** + * @} + */ + +/*----------------------------------------------------------------------------*/ +/** + * @brief 16-bit timer (TIM2) + */ + +typedef struct TIM2_struct +{ + __IO uint8_t CR1; /*!< control register 1 */ +#if defined(STM8S103) || defined(STM8S003) + uint8_t RESERVED1; /*!< Reserved register */ + uint8_t RESERVED2; /*!< Reserved register */ +#endif + __IO uint8_t IER; /*!< interrupt enable register */ + __IO uint8_t SR1; /*!< status register 1 */ + __IO uint8_t SR2; /*!< status register 2 */ + __IO uint8_t EGR; /*!< event generation register */ + __IO uint8_t CCMR1; /*!< CC mode register 1 */ + __IO uint8_t CCMR2; /*!< CC mode register 2 */ + __IO uint8_t CCMR3; /*!< CC mode register 3 */ + __IO uint8_t CCER1; /*!< CC enable register 1 */ + __IO uint8_t CCER2; /*!< CC enable register 2 */ + __IO uint8_t CNTRH; /*!< counter high */ + __IO uint8_t CNTRL; /*!< counter low */ + __IO uint8_t PSCR; /*!< prescaler register */ + __IO uint8_t ARRH; /*!< auto-reload register high */ + __IO uint8_t ARRL; /*!< auto-reload register low */ + __IO uint8_t CCR1H; /*!< capture/compare register 1 high */ + __IO uint8_t CCR1L; /*!< capture/compare register 1 low */ + __IO uint8_t CCR2H; /*!< capture/compare register 2 high */ + __IO uint8_t CCR2L; /*!< capture/compare register 2 low */ + __IO uint8_t CCR3H; /*!< capture/compare register 3 high */ + __IO uint8_t CCR3L; /*!< capture/compare register 3 low */ +} +TIM2_TypeDef; + +/** @addtogroup TIM2_Registers_Reset_Value + * @{ + */ + +#define TIM2_CR1_RESET_VALUE ((uint8_t)0x00) +#define TIM2_IER_RESET_VALUE ((uint8_t)0x00) +#define TIM2_SR1_RESET_VALUE ((uint8_t)0x00) +#define TIM2_SR2_RESET_VALUE ((uint8_t)0x00) +#define TIM2_EGR_RESET_VALUE ((uint8_t)0x00) +#define TIM2_CCMR1_RESET_VALUE ((uint8_t)0x00) +#define TIM2_CCMR2_RESET_VALUE ((uint8_t)0x00) +#define TIM2_CCMR3_RESET_VALUE ((uint8_t)0x00) +#define TIM2_CCER1_RESET_VALUE ((uint8_t)0x00) +#define TIM2_CCER2_RESET_VALUE ((uint8_t)0x00) +#define TIM2_CNTRH_RESET_VALUE ((uint8_t)0x00) +#define TIM2_CNTRL_RESET_VALUE ((uint8_t)0x00) +#define TIM2_PSCR_RESET_VALUE ((uint8_t)0x00) +#define TIM2_ARRH_RESET_VALUE ((uint8_t)0xFF) +#define TIM2_ARRL_RESET_VALUE ((uint8_t)0xFF) +#define TIM2_CCR1H_RESET_VALUE ((uint8_t)0x00) +#define TIM2_CCR1L_RESET_VALUE ((uint8_t)0x00) +#define TIM2_CCR2H_RESET_VALUE ((uint8_t)0x00) +#define TIM2_CCR2L_RESET_VALUE ((uint8_t)0x00) +#define TIM2_CCR3H_RESET_VALUE ((uint8_t)0x00) +#define TIM2_CCR3L_RESET_VALUE ((uint8_t)0x00) + +/** + * @} + */ + +/** @addtogroup TIM2_Registers_Bits_Definition + * @{ + */ +/*CR1*/ +#define TIM2_CR1_ARPE ((uint8_t)0x80) /*!< Auto-Reload Preload Enable mask. */ +#define TIM2_CR1_OPM ((uint8_t)0x08) /*!< One Pulse Mode mask. */ +#define TIM2_CR1_URS ((uint8_t)0x04) /*!< Update Request Source mask. */ +#define TIM2_CR1_UDIS ((uint8_t)0x02) /*!< Update DIsable mask. */ +#define TIM2_CR1_CEN ((uint8_t)0x01) /*!< Counter Enable mask. */ +/*IER*/ +#define TIM2_IER_CC3IE ((uint8_t)0x08) /*!< Capture/Compare 3 Interrupt Enable mask. */ +#define TIM2_IER_CC2IE ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Enable mask. */ +#define TIM2_IER_CC1IE ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Enable mask. */ +#define TIM2_IER_UIE ((uint8_t)0x01) /*!< Update Interrupt Enable mask. */ +/*SR1*/ +#define TIM2_SR1_CC3IF ((uint8_t)0x08) /*!< Capture/Compare 3 Interrupt Flag mask. */ +#define TIM2_SR1_CC2IF ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Flag mask. */ +#define TIM2_SR1_CC1IF ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Flag mask. */ +#define TIM2_SR1_UIF ((uint8_t)0x01) /*!< Update Interrupt Flag mask. */ +/*SR2*/ +#define TIM2_SR2_CC3OF ((uint8_t)0x08) /*!< Capture/Compare 3 Overcapture Flag mask. */ +#define TIM2_SR2_CC2OF ((uint8_t)0x04) /*!< Capture/Compare 2 Overcapture Flag mask. */ +#define TIM2_SR2_CC1OF ((uint8_t)0x02) /*!< Capture/Compare 1 Overcapture Flag mask. */ +/*EGR*/ +#define TIM2_EGR_CC3G ((uint8_t)0x08) /*!< Capture/Compare 3 Generation mask. */ +#define TIM2_EGR_CC2G ((uint8_t)0x04) /*!< Capture/Compare 2 Generation mask. */ +#define TIM2_EGR_CC1G ((uint8_t)0x02) /*!< Capture/Compare 1 Generation mask. */ +#define TIM2_EGR_UG ((uint8_t)0x01) /*!< Update Generation mask. */ +/*CCMR*/ +#define TIM2_CCMR_ICxPSC ((uint8_t)0x0C) /*!< Input Capture x Prescaler mask. */ +#define TIM2_CCMR_ICxF ((uint8_t)0xF0) /*!< Input Capture x Filter mask. */ +#define TIM2_CCMR_OCM ((uint8_t)0x70) /*!< Output Compare x Mode mask. */ +#define TIM2_CCMR_OCxPE ((uint8_t)0x08) /*!< Output Compare x Preload Enable mask. */ +#define TIM2_CCMR_CCxS ((uint8_t)0x03) /*!< Capture/Compare x Selection mask. */ +/*CCER1*/ +#define TIM2_CCER1_CC2P ((uint8_t)0x20) /*!< Capture/Compare 2 output Polarity mask. */ +#define TIM2_CCER1_CC2E ((uint8_t)0x10) /*!< Capture/Compare 2 output enable mask. */ +#define TIM2_CCER1_CC1P ((uint8_t)0x02) /*!< Capture/Compare 1 output Polarity mask. */ +#define TIM2_CCER1_CC1E ((uint8_t)0x01) /*!< Capture/Compare 1 output enable mask. */ +/*CCER2*/ +#define TIM2_CCER2_CC3P ((uint8_t)0x02) /*!< Capture/Compare 3 output Polarity mask. */ +#define TIM2_CCER2_CC3E ((uint8_t)0x01) /*!< Capture/Compare 3 output enable mask. */ +/*CNTR*/ +#define TIM2_CNTRH_CNT ((uint8_t)0xFF) /*!< Counter Value (MSB) mask. */ +#define TIM2_CNTRL_CNT ((uint8_t)0xFF) /*!< Counter Value (LSB) mask. */ +/*PSCR*/ +#define TIM2_PSCR_PSC ((uint8_t)0xFF) /*!< Prescaler Value (MSB) mask. */ +/*ARR*/ +#define TIM2_ARRH_ARR ((uint8_t)0xFF) /*!< Autoreload Value (MSB) mask. */ +#define TIM2_ARRL_ARR ((uint8_t)0xFF) /*!< Autoreload Value (LSB) mask. */ +/*CCR1*/ +#define TIM2_CCR1H_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (MSB) mask. */ +#define TIM2_CCR1L_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (LSB) mask. */ +/*CCR2*/ +#define TIM2_CCR2H_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (MSB) mask. */ +#define TIM2_CCR2L_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (LSB) mask. */ +/*CCR3*/ +#define TIM2_CCR3H_CCR3 ((uint8_t)0xFF) /*!< Capture/Compare 3 Value (MSB) mask. */ +#define TIM2_CCR3L_CCR3 ((uint8_t)0xFF) /*!< Capture/Compare 3 Value (LSB) mask. */ + +/** + * @} + */ + +/*----------------------------------------------------------------------------*/ +/** + * @brief 16-bit timer (TIM3) + */ +typedef struct TIM3_struct +{ + __IO uint8_t CR1; /*!< control register 1 */ + __IO uint8_t IER; /*!< interrupt enable register */ + __IO uint8_t SR1; /*!< status register 1 */ + __IO uint8_t SR2; /*!< status register 2 */ + __IO uint8_t EGR; /*!< event generation register */ + __IO uint8_t CCMR1; /*!< CC mode register 1 */ + __IO uint8_t CCMR2; /*!< CC mode register 2 */ + __IO uint8_t CCER1; /*!< CC enable register 1 */ + __IO uint8_t CNTRH; /*!< counter high */ + __IO uint8_t CNTRL; /*!< counter low */ + __IO uint8_t PSCR; /*!< prescaler register */ + __IO uint8_t ARRH; /*!< auto-reload register high */ + __IO uint8_t ARRL; /*!< auto-reload register low */ + __IO uint8_t CCR1H; /*!< capture/compare register 1 high */ + __IO uint8_t CCR1L; /*!< capture/compare register 1 low */ + __IO uint8_t CCR2H; /*!< capture/compare register 2 high */ + __IO uint8_t CCR2L; /*!< capture/compare register 2 low */ +} +TIM3_TypeDef; + +/** @addtogroup TIM3_Registers_Reset_Value + * @{ + */ + +#define TIM3_CR1_RESET_VALUE ((uint8_t)0x00) +#define TIM3_IER_RESET_VALUE ((uint8_t)0x00) +#define TIM3_SR1_RESET_VALUE ((uint8_t)0x00) +#define TIM3_SR2_RESET_VALUE ((uint8_t)0x00) +#define TIM3_EGR_RESET_VALUE ((uint8_t)0x00) +#define TIM3_CCMR1_RESET_VALUE ((uint8_t)0x00) +#define TIM3_CCMR2_RESET_VALUE ((uint8_t)0x00) +#define TIM3_CCER1_RESET_VALUE ((uint8_t)0x00) +#define TIM3_CNTRH_RESET_VALUE ((uint8_t)0x00) +#define TIM3_CNTRL_RESET_VALUE ((uint8_t)0x00) +#define TIM3_PSCR_RESET_VALUE ((uint8_t)0x00) +#define TIM3_ARRH_RESET_VALUE ((uint8_t)0xFF) +#define TIM3_ARRL_RESET_VALUE ((uint8_t)0xFF) +#define TIM3_CCR1H_RESET_VALUE ((uint8_t)0x00) +#define TIM3_CCR1L_RESET_VALUE ((uint8_t)0x00) +#define TIM3_CCR2H_RESET_VALUE ((uint8_t)0x00) +#define TIM3_CCR2L_RESET_VALUE ((uint8_t)0x00) + +/** + * @} + */ + +/** @addtogroup TIM3_Registers_Bits_Definition + * @{ + */ +/*CR1*/ +#define TIM3_CR1_ARPE ((uint8_t)0x80) /*!< Auto-Reload Preload Enable mask. */ +#define TIM3_CR1_OPM ((uint8_t)0x08) /*!< One Pulse Mode mask. */ +#define TIM3_CR1_URS ((uint8_t)0x04) /*!< Update Request Source mask. */ +#define TIM3_CR1_UDIS ((uint8_t)0x02) /*!< Update DIsable mask. */ +#define TIM3_CR1_CEN ((uint8_t)0x01) /*!< Counter Enable mask. */ +/*IER*/ +#define TIM3_IER_CC2IE ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Enable mask. */ +#define TIM3_IER_CC1IE ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Enable mask. */ +#define TIM3_IER_UIE ((uint8_t)0x01) /*!< Update Interrupt Enable mask. */ +/*SR1*/ +#define TIM3_SR1_CC2IF ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Flag mask. */ +#define TIM3_SR1_CC1IF ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Flag mask. */ +#define TIM3_SR1_UIF ((uint8_t)0x01) /*!< Update Interrupt Flag mask. */ +/*SR2*/ +#define TIM3_SR2_CC2OF ((uint8_t)0x04) /*!< Capture/Compare 2 Overcapture Flag mask. */ +#define TIM3_SR2_CC1OF ((uint8_t)0x02) /*!< Capture/Compare 1 Overcapture Flag mask. */ +/*EGR*/ +#define TIM3_EGR_CC2G ((uint8_t)0x04) /*!< Capture/Compare 2 Generation mask. */ +#define TIM3_EGR_CC1G ((uint8_t)0x02) /*!< Capture/Compare 1 Generation mask. */ +#define TIM3_EGR_UG ((uint8_t)0x01) /*!< Update Generation mask. */ +/*CCMR*/ +#define TIM3_CCMR_ICxPSC ((uint8_t)0x0C) /*!< Input Capture x Prescaler mask. */ +#define TIM3_CCMR_ICxF ((uint8_t)0xF0) /*!< Input Capture x Filter mask. */ +#define TIM3_CCMR_OCM ((uint8_t)0x70) /*!< Output Compare x Mode mask. */ +#define TIM3_CCMR_OCxPE ((uint8_t)0x08) /*!< Output Compare x Preload Enable mask. */ +#define TIM3_CCMR_CCxS ((uint8_t)0x03) /*!< Capture/Compare x Selection mask. */ +/*CCER1*/ +#define TIM3_CCER1_CC2P ((uint8_t)0x20) /*!< Capture/Compare 2 output Polarity mask. */ +#define TIM3_CCER1_CC2E ((uint8_t)0x10) /*!< Capture/Compare 2 output enable mask. */ +#define TIM3_CCER1_CC1P ((uint8_t)0x02) /*!< Capture/Compare 1 output Polarity mask. */ +#define TIM3_CCER1_CC1E ((uint8_t)0x01) /*!< Capture/Compare 1 output enable mask. */ +/*CNTR*/ +#define TIM3_CNTRH_CNT ((uint8_t)0xFF) /*!< Counter Value (MSB) mask. */ +#define TIM3_CNTRL_CNT ((uint8_t)0xFF) /*!< Counter Value (LSB) mask. */ +/*PSCR*/ +#define TIM3_PSCR_PSC ((uint8_t)0xFF) /*!< Prescaler Value (MSB) mask. */ +/*ARR*/ +#define TIM3_ARRH_ARR ((uint8_t)0xFF) /*!< Autoreload Value (MSB) mask. */ +#define TIM3_ARRL_ARR ((uint8_t)0xFF) /*!< Autoreload Value (LSB) mask. */ +/*CCR1*/ +#define TIM3_CCR1H_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (MSB) mask. */ +#define TIM3_CCR1L_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (LSB) mask. */ +/*CCR2*/ +#define TIM3_CCR2H_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (MSB) mask. */ +#define TIM3_CCR2L_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (LSB) mask. */ +/** + * @} + */ + +/*----------------------------------------------------------------------------*/ +/** + * @brief 8-bit system timer (TIM4) + */ + +typedef struct TIM4_struct +{ + __IO uint8_t CR1; /*!< control register 1 */ +#if defined(STM8S103) || defined(STM8S003) + uint8_t RESERVED1; /*!< Reserved register */ + uint8_t RESERVED2; /*!< Reserved register */ +#endif + __IO uint8_t IER; /*!< interrupt enable register */ + __IO uint8_t SR1; /*!< status register 1 */ + __IO uint8_t EGR; /*!< event generation register */ + __IO uint8_t CNTR; /*!< counter register */ + __IO uint8_t PSCR; /*!< prescaler register */ + __IO uint8_t ARR; /*!< auto-reload register */ +} +TIM4_TypeDef; + +/** @addtogroup TIM4_Registers_Reset_Value + * @{ + */ + +#define TIM4_CR1_RESET_VALUE ((uint8_t)0x00) +#define TIM4_IER_RESET_VALUE ((uint8_t)0x00) +#define TIM4_SR1_RESET_VALUE ((uint8_t)0x00) +#define TIM4_EGR_RESET_VALUE ((uint8_t)0x00) +#define TIM4_CNTR_RESET_VALUE ((uint8_t)0x00) +#define TIM4_PSCR_RESET_VALUE ((uint8_t)0x00) +#define TIM4_ARR_RESET_VALUE ((uint8_t)0xFF) + +/** + * @} + */ + +/** @addtogroup TIM4_Registers_Bits_Definition + * @{ + */ +/*CR1*/ +#define TIM4_CR1_ARPE ((uint8_t)0x80) /*!< Auto-Reload Preload Enable mask. */ +#define TIM4_CR1_OPM ((uint8_t)0x08) /*!< One Pulse Mode mask. */ +#define TIM4_CR1_URS ((uint8_t)0x04) /*!< Update Request Source mask. */ +#define TIM4_CR1_UDIS ((uint8_t)0x02) /*!< Update DIsable mask. */ +#define TIM4_CR1_CEN ((uint8_t)0x01) /*!< Counter Enable mask. */ +/*IER*/ +#define TIM4_IER_UIE ((uint8_t)0x01) /*!< Update Interrupt Enable mask. */ +/*SR1*/ +#define TIM4_SR1_UIF ((uint8_t)0x01) /*!< Update Interrupt Flag mask. */ +/*EGR*/ +#define TIM4_EGR_UG ((uint8_t)0x01) /*!< Update Generation mask. */ +/*CNTR*/ +#define TIM4_CNTR_CNT ((uint8_t)0xFF) /*!< Counter Value (LSB) mask. */ +/*PSCR*/ +#define TIM4_PSCR_PSC ((uint8_t)0x07) /*!< Prescaler Value mask. */ +/*ARR*/ +#define TIM4_ARR_ARR ((uint8_t)0xFF) /*!< Autoreload Value mask. */ + +/** + * @} + */ + +/*----------------------------------------------------------------------------*/ +/** + * @brief 16-bit timer with synchro module (TIM5) + */ + +typedef struct TIM5_struct +{ + __IO uint8_t CR1; /*! + #define enableInterrupts() _rim_() /* enable interrupts */ + #define disableInterrupts() _sim_() /* disable interrupts */ + #define rim() _rim_() /* enable interrupts */ + #define sim() _sim_() /* disable interrupts */ + #define nop() _nop_() /* No Operation */ + #define trap() _trap_() /* Trap (soft IT) */ + #define wfi() _wfi_() /* Wait For Interrupt */ + #define halt() _halt_() /* Halt */ +#elif defined(_COSMIC_) + #define enableInterrupts() {_asm("rim\n");} /* enable interrupts */ + #define disableInterrupts() {_asm("sim\n");} /* disable interrupts */ + #define rim() {_asm("rim\n");} /* enable interrupts */ + #define sim() {_asm("sim\n");} /* disable interrupts */ + #define nop() {_asm("nop\n");} /* No Operation */ + #define trap() {_asm("trap\n");} /* Trap (soft IT) */ + #define wfi() {_asm("wfi\n");} /* Wait For Interrupt */ + #define halt() {_asm("halt\n");} /* Halt */ +#else /*_IAR_*/ + #include + #define enableInterrupts() __enable_interrupt() /* enable interrupts */ + #define disableInterrupts() __disable_interrupt() /* disable interrupts */ + #define rim() __enable_interrupt() /* enable interrupts */ + #define sim() __disable_interrupt() /* disable interrupts */ + #define nop() __no_operation() /* No Operation */ + #define trap() __trap() /* Trap (soft IT) */ + #define wfi() __wait_for_interrupt() /* Wait For Interrupt */ + #define halt() __halt() /* Halt */ +#endif /*_RAISONANCE_*/ + +/*============================== Interrupt vector Handling ========================*/ + +#ifdef _COSMIC_ + #define INTERRUPT_HANDLER(a,b) @far @interrupt void a(void) + #define INTERRUPT_HANDLER_TRAP(a) void @far @interrupt a(void) +#endif /* _COSMIC_ */ + +#ifdef _RAISONANCE_ + #define INTERRUPT_HANDLER(a,b) void a(void) interrupt b + #define INTERRUPT_HANDLER_TRAP(a) void a(void) trap +#endif /* _RAISONANCE_ */ + +#ifdef _IAR_ + #define STRINGVECTOR(x) #x + #define VECTOR_ID(x) STRINGVECTOR( vector = (x) ) + #define INTERRUPT_HANDLER( a, b ) \ + _Pragma( VECTOR_ID( (b)+2 ) ) \ + __interrupt void (a)( void ) + #define INTERRUPT_HANDLER_TRAP(a) \ + _Pragma( VECTOR_ID( 1 ) ) \ + __interrupt void (a) (void) +#endif /* _IAR_ */ + +/*============================== Interrupt Handler declaration ========================*/ +#ifdef _COSMIC_ + #define INTERRUPT @far @interrupt +#elif defined(_IAR_) + #define INTERRUPT __interrupt +#endif /* _COSMIC_ */ + +/*============================== Handling bits ====================================*/ +/*----------------------------------------------------------------------------- +Method : I +Description : Handle the bit from the character variables. +Comments : The different parameters of commands are + - VAR : Name of the character variable where the bit is located. + - Place : Bit position in the variable (7 6 5 4 3 2 1 0) + - Value : Can be 0 (reset bit) or not 0 (set bit) + The "MskBit" command allows to select some bits in a source + variables and copy it in a destination var (return the value). + The "ValBit" command returns the value of a bit in a char + variable: the bit is reset if it returns 0 else the bit is set. + This method generates not an optimised code yet. +-----------------------------------------------------------------------------*/ +#define SetBit(VAR,Place) ( (VAR) |= (uint8_t)((uint8_t)1<<(uint8_t)(Place)) ) +#define ClrBit(VAR,Place) ( (VAR) &= (uint8_t)((uint8_t)((uint8_t)1<<(uint8_t)(Place))^(uint8_t)255) ) + +#define ChgBit(VAR,Place) ( (VAR) ^= (uint8_t)((uint8_t)1<<(uint8_t)(Place)) ) +#define AffBit(VAR,Place,Value) ((Value) ? \ + ((VAR) |= ((uint8_t)1<<(Place))) : \ + ((VAR) &= (((uint8_t)1<<(Place))^(uint8_t)255))) +#define MskBit(Dest,Msk,Src) ( (Dest) = ((Msk) & (Src)) | ((~(Msk)) & (Dest)) ) + +#define ValBit(VAR,Place) ((uint8_t)(VAR) & (uint8_t)((uint8_t)1<<(uint8_t)(Place))) + +#define BYTE_0(n) ((uint8_t)((n) & (uint8_t)0xFF)) /*!< Returns the low byte of the 32-bit value */ +#define BYTE_1(n) ((uint8_t)(BYTE_0((n) >> (uint8_t)8))) /*!< Returns the second byte of the 32-bit value */ +#define BYTE_2(n) ((uint8_t)(BYTE_0((n) >> (uint8_t)16))) /*!< Returns the third byte of the 32-bit value */ +#define BYTE_3(n) ((uint8_t)(BYTE_0((n) >> (uint8_t)24))) /*!< Returns the high byte of the 32-bit value */ + +/*============================== Assert Macros ====================================*/ +#define IS_STATE_VALUE_OK(SensitivityValue) \ + (((SensitivityValue) == ENABLE) || \ + ((SensitivityValue) == DISABLE)) + +/*----------------------------------------------------------------------------- +Method : II +Description : Handle directly the bit. +Comments : The idea is to handle directly with the bit name. For that, it is + necessary to have RAM area descriptions (example: HW register...) + and the following command line for each area. + This method generates the most optimized code. +-----------------------------------------------------------------------------*/ + +#define AREA 0x00 /* The area of bits begins at address 0x10. */ + +#define BitClr(BIT) ( *((unsigned char *) (AREA+(BIT)/8)) &= (~(1<<(7-(BIT)%8))) ) +#define BitSet(BIT) ( *((unsigned char *) (AREA+(BIT)/8)) |= (1<<(7-(BIT)%8)) ) +#define BitVal(BIT) ( *((unsigned char *) (AREA+(BIT)/8)) & (1<<(7-(BIT)%8)) ) + +/* Exported functions ------------------------------------------------------- */ + +#endif /* __STM8S_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_adc1.h b/LOCK_STM8_BF/lib/inc/stm8s_adc1.h new file mode 100644 index 0000000..6a1cee8 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_adc1.h @@ -0,0 +1,338 @@ +/** + ****************************************************************************** + * @file stm8s_adc1.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the prototypes/macros for the ADC1 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_ADC1_H +#define __STM8S_ADC1_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup ADC1_Exported_Types + * @{ + */ + +/** + * @brief ADC1 clock prescaler selection + */ + +typedef enum +{ + ADC1_PRESSEL_FCPU_D2 = (uint8_t)0x00, /**< Prescaler selection fADC1 = fcpu/2 */ + ADC1_PRESSEL_FCPU_D3 = (uint8_t)0x10, /**< Prescaler selection fADC1 = fcpu/3 */ + ADC1_PRESSEL_FCPU_D4 = (uint8_t)0x20, /**< Prescaler selection fADC1 = fcpu/4 */ + ADC1_PRESSEL_FCPU_D6 = (uint8_t)0x30, /**< Prescaler selection fADC1 = fcpu/6 */ + ADC1_PRESSEL_FCPU_D8 = (uint8_t)0x40, /**< Prescaler selection fADC1 = fcpu/8 */ + ADC1_PRESSEL_FCPU_D10 = (uint8_t)0x50, /**< Prescaler selection fADC1 = fcpu/10 */ + ADC1_PRESSEL_FCPU_D12 = (uint8_t)0x60, /**< Prescaler selection fADC1 = fcpu/12 */ + ADC1_PRESSEL_FCPU_D18 = (uint8_t)0x70 /**< Prescaler selection fADC1 = fcpu/18 */ +} ADC1_PresSel_TypeDef; + +/** + * @brief ADC1 External conversion trigger event selection + */ +typedef enum +{ + ADC1_EXTTRIG_TIM = (uint8_t)0x00, /**< Conversion from Internal TIM1 TRGO event */ + ADC1_EXTTRIG_GPIO = (uint8_t)0x10 /**< Conversion from External interrupt on ADC_ETR pin*/ +} ADC1_ExtTrig_TypeDef; + +/** + * @brief ADC1 data alignment + */ +typedef enum +{ + ADC1_ALIGN_LEFT = (uint8_t)0x00, /**< Data alignment left */ + ADC1_ALIGN_RIGHT = (uint8_t)0x08 /**< Data alignment right */ +} ADC1_Align_TypeDef; + +/** + * @brief ADC1 Interrupt source + */ +typedef enum +{ + ADC1_IT_AWDIE = (uint16_t)0x010, /**< Analog WDG interrupt enable */ + ADC1_IT_EOCIE = (uint16_t)0x020, /**< EOC interrupt enable */ + ADC1_IT_AWD = (uint16_t)0x140, /**< Analog WDG status */ + ADC1_IT_AWS0 = (uint16_t)0x110, /**< Analog channel 0 status */ + ADC1_IT_AWS1 = (uint16_t)0x111, /**< Analog channel 1 status */ + ADC1_IT_AWS2 = (uint16_t)0x112, /**< Analog channel 2 status */ + ADC1_IT_AWS3 = (uint16_t)0x113, /**< Analog channel 3 status */ + ADC1_IT_AWS4 = (uint16_t)0x114, /**< Analog channel 4 status */ + ADC1_IT_AWS5 = (uint16_t)0x115, /**< Analog channel 5 status */ + ADC1_IT_AWS6 = (uint16_t)0x116, /**< Analog channel 6 status */ + ADC1_IT_AWS7 = (uint16_t)0x117, /**< Analog channel 7 status */ + ADC1_IT_AWS8 = (uint16_t)0x118, /**< Analog channel 8 status */ + ADC1_IT_AWS9 = (uint16_t)0x119, /**< Analog channel 9 status */ + ADC1_IT_AWS12 = (uint16_t)0x11C, /**< Analog channel 12 status */ + /* refer to product datasheet for channel 12 availability */ + ADC1_IT_EOC = (uint16_t)0x080 /**< EOC pending bit */ + +} ADC1_IT_TypeDef; + +/** + * @brief ADC1 Flags + */ +typedef enum +{ + ADC1_FLAG_OVR = (uint8_t)0x41, /**< Overrun status flag */ + ADC1_FLAG_AWD = (uint8_t)0x40, /**< Analog WDG status */ + ADC1_FLAG_AWS0 = (uint8_t)0x10, /**< Analog channel 0 status */ + ADC1_FLAG_AWS1 = (uint8_t)0x11, /**< Analog channel 1 status */ + ADC1_FLAG_AWS2 = (uint8_t)0x12, /**< Analog channel 2 status */ + ADC1_FLAG_AWS3 = (uint8_t)0x13, /**< Analog channel 3 status */ + ADC1_FLAG_AWS4 = (uint8_t)0x14, /**< Analog channel 4 status */ + ADC1_FLAG_AWS5 = (uint8_t)0x15, /**< Analog channel 5 status */ + ADC1_FLAG_AWS6 = (uint8_t)0x16, /**< Analog channel 6 status */ + ADC1_FLAG_AWS7 = (uint8_t)0x17, /**< Analog channel 7 status */ + ADC1_FLAG_AWS8 = (uint8_t)0x18, /**< Analog channel 8 status*/ + ADC1_FLAG_AWS9 = (uint8_t)0x19, /**< Analog channel 9 status */ + ADC1_FLAG_AWS12 = (uint8_t)0x1C, /**< Analog channel 12 status */ + /* refer to product datasheet for channel 12 availability */ + ADC1_FLAG_EOC = (uint8_t)0x80 /**< EOC falg */ +}ADC1_Flag_TypeDef; + + +/** + * @brief ADC1 schmitt Trigger + */ +typedef enum +{ + ADC1_SCHMITTTRIG_CHANNEL0 = (uint8_t)0x00, /**< Schmitt trigger disable on AIN0 */ + ADC1_SCHMITTTRIG_CHANNEL1 = (uint8_t)0x01, /**< Schmitt trigger disable on AIN1 */ + ADC1_SCHMITTTRIG_CHANNEL2 = (uint8_t)0x02, /**< Schmitt trigger disable on AIN2 */ + ADC1_SCHMITTTRIG_CHANNEL3 = (uint8_t)0x03, /**< Schmitt trigger disable on AIN3 */ + ADC1_SCHMITTTRIG_CHANNEL4 = (uint8_t)0x04, /**< Schmitt trigger disable on AIN4 */ + ADC1_SCHMITTTRIG_CHANNEL5 = (uint8_t)0x05, /**< Schmitt trigger disable on AIN5 */ + ADC1_SCHMITTTRIG_CHANNEL6 = (uint8_t)0x06, /**< Schmitt trigger disable on AIN6 */ + ADC1_SCHMITTTRIG_CHANNEL7 = (uint8_t)0x07, /**< Schmitt trigger disable on AIN7 */ + ADC1_SCHMITTTRIG_CHANNEL8 = (uint8_t)0x08, /**< Schmitt trigger disable on AIN8 */ + ADC1_SCHMITTTRIG_CHANNEL9 = (uint8_t)0x09, /**< Schmitt trigger disable on AIN9 */ + ADC1_SCHMITTTRIG_CHANNEL12 = (uint8_t)0x0C, /**< Schmitt trigger disable on AIN12 */ + /* refer to product datasheet for channel 12 availability */ + ADC1_SCHMITTTRIG_ALL = (uint8_t)0xFF /**< Schmitt trigger disable on All channels */ +} ADC1_SchmittTrigg_TypeDef; + +/** + * @brief ADC1 conversion mode selection + */ + +typedef enum +{ + ADC1_CONVERSIONMODE_SINGLE = (uint8_t)0x00, /**< Single conversion mode */ + ADC1_CONVERSIONMODE_CONTINUOUS = (uint8_t)0x01 /**< Continuous conversion mode */ +} ADC1_ConvMode_TypeDef; + +/** + * @brief ADC1 analog channel selection + */ + +typedef enum +{ + ADC1_CHANNEL_0 = (uint8_t)0x00, /**< Analog channel 0 */ + ADC1_CHANNEL_1 = (uint8_t)0x01, /**< Analog channel 1 */ + ADC1_CHANNEL_2 = (uint8_t)0x02, /**< Analog channel 2 */ + ADC1_CHANNEL_3 = (uint8_t)0x03, /**< Analog channel 3 */ + ADC1_CHANNEL_4 = (uint8_t)0x04, /**< Analog channel 4 */ + ADC1_CHANNEL_5 = (uint8_t)0x05, /**< Analog channel 5 */ + ADC1_CHANNEL_6 = (uint8_t)0x06, /**< Analog channel 6 */ + ADC1_CHANNEL_7 = (uint8_t)0x07, /**< Analog channel 7 */ + ADC1_CHANNEL_8 = (uint8_t)0x08, /**< Analog channel 8 */ + ADC1_CHANNEL_9 = (uint8_t)0x09, /**< Analog channel 9 */ + ADC1_CHANNEL_12 = (uint8_t)0x0C /**< Analog channel 12 */ + /* refer to product datasheet for channel 12 availability */ +} ADC1_Channel_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/* Exported macros ------------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup ADC1_Private_Macros + * @brief Macros used by the assert function to check the different functions parameters. + * @{ + */ + +/** + * @brief Macro used by the assert function to check the different prescaler's values. + */ +#define IS_ADC1_PRESSEL_OK(PRESCALER) (((PRESCALER) == ADC1_PRESSEL_FCPU_D2) || \ + ((PRESCALER) == ADC1_PRESSEL_FCPU_D3) || \ + ((PRESCALER) == ADC1_PRESSEL_FCPU_D4) || \ + ((PRESCALER) == ADC1_PRESSEL_FCPU_D6) || \ + ((PRESCALER) == ADC1_PRESSEL_FCPU_D8) || \ + ((PRESCALER) == ADC1_PRESSEL_FCPU_D10) || \ + ((PRESCALER) == ADC1_PRESSEL_FCPU_D12) || \ + ((PRESCALER) == ADC1_PRESSEL_FCPU_D18)) + +/** + * @brief Macro used by the assert function to check the different external trigger values. + */ +#define IS_ADC1_EXTTRIG_OK(EXTRIG) (((EXTRIG) == ADC1_EXTTRIG_TIM) || \ + ((EXTRIG) == ADC1_EXTTRIG_GPIO)) + +/** + * @brief Macro used by the assert function to check the different alignment modes. + */ +#define IS_ADC1_ALIGN_OK(ALIGN) (((ALIGN) == ADC1_ALIGN_LEFT) || \ + ((ALIGN) == ADC1_ALIGN_RIGHT)) + +/** + * @brief Macro used by the assert function to check the Interrupt source. + */ +#define IS_ADC1_IT_OK(IT) (((IT) == ADC1_IT_EOCIE) || \ + ((IT) == ADC1_IT_AWDIE)) + +/** + * @brief Macro used by the assert function to check the ADC1 Flag. + */ +#define IS_ADC1_FLAG_OK(FLAG) (((FLAG) == ADC1_FLAG_EOC)|| \ + ((FLAG) == ADC1_FLAG_OVR) || \ + ((FLAG) == ADC1_FLAG_AWD) || \ + ((FLAG) == ADC1_FLAG_AWS0) || \ + ((FLAG) == ADC1_FLAG_AWS1) || \ + ((FLAG) == ADC1_FLAG_AWS2) || \ + ((FLAG) == ADC1_FLAG_AWS3) || \ + ((FLAG) == ADC1_FLAG_AWS4) || \ + ((FLAG) == ADC1_FLAG_AWS5) || \ + ((FLAG) == ADC1_FLAG_AWS6) || \ + ((FLAG) == ADC1_FLAG_AWS7) || \ + ((FLAG) == ADC1_FLAG_AWS8) || \ + ((FLAG) == ADC1_FLAG_AWS9)) + +/** + * @brief Macro used by the assert function to check the ADC1 pending bits. + */ +#define IS_ADC1_ITPENDINGBIT_OK(ITPENDINGBIT) (((ITPENDINGBIT) == ADC1_IT_EOC) || \ + ((ITPENDINGBIT) == ADC1_IT_AWD) || \ + ((ITPENDINGBIT) == ADC1_IT_AWS0) || \ + ((ITPENDINGBIT) == ADC1_IT_AWS1) || \ + ((ITPENDINGBIT) == ADC1_IT_AWS2) || \ + ((ITPENDINGBIT) == ADC1_IT_AWS3) || \ + ((ITPENDINGBIT) == ADC1_IT_AWS4) || \ + ((ITPENDINGBIT) == ADC1_IT_AWS5) || \ + ((ITPENDINGBIT) == ADC1_IT_AWS6) || \ + ((ITPENDINGBIT) == ADC1_IT_AWS7) || \ + ((ITPENDINGBIT) == ADC1_IT_AWS8) || \ + ((ITPENDINGBIT) == ADC1_IT_AWS12) || \ + ((ITPENDINGBIT) == ADC1_IT_AWS9)) + +/** + * @brief Macro used by the assert function to check the different schmitt trigger values. + */ +#define IS_ADC1_SCHMITTTRIG_OK(SCHMITTTRIG) (((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL0) || \ + ((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL1) || \ + ((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL2) || \ + ((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL3) || \ + ((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL4) || \ + ((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL5) || \ + ((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL6) || \ + ((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL7) || \ + ((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL8) || \ + ((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL12) || \ + ((SCHMITTTRIG) == ADC1_SCHMITTTRIG_ALL) || \ + ((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL9)) + +/** + * @brief Macro used by the assert function to check the different conversion modes. + */ +#define IS_ADC1_CONVERSIONMODE_OK(MODE) (((MODE) == ADC1_CONVERSIONMODE_SINGLE) || \ + ((MODE) == ADC1_CONVERSIONMODE_CONTINUOUS)) + +/** + * @brief Macro used by the assert function to check the different channels values. + */ +#define IS_ADC1_CHANNEL_OK(CHANNEL) (((CHANNEL) == ADC1_CHANNEL_0) || \ + ((CHANNEL) == ADC1_CHANNEL_1) || \ + ((CHANNEL) == ADC1_CHANNEL_2) || \ + ((CHANNEL) == ADC1_CHANNEL_3) || \ + ((CHANNEL) == ADC1_CHANNEL_4) || \ + ((CHANNEL) == ADC1_CHANNEL_5) || \ + ((CHANNEL) == ADC1_CHANNEL_6) || \ + ((CHANNEL) == ADC1_CHANNEL_7) || \ + ((CHANNEL) == ADC1_CHANNEL_8) || \ + ((CHANNEL) == ADC1_CHANNEL_12) || \ + ((CHANNEL) == ADC1_CHANNEL_9)) + +/** + * @brief Macro used by the assert function to check the possible buffer values. + */ +#define IS_ADC1_BUFFER_OK(BUFFER) ((BUFFER) <= (uint8_t)0x09) + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ + +/** @addtogroup ADC1_Exported_Functions + * @{ + */ +void ADC1_DeInit(void); +void ADC1_Init(ADC1_ConvMode_TypeDef ADC1_ConversionMode, + ADC1_Channel_TypeDef ADC1_Channel, + ADC1_PresSel_TypeDef ADC1_PrescalerSelection, + ADC1_ExtTrig_TypeDef ADC1_ExtTrigger, + FunctionalState ADC1_ExtTriggerState, ADC1_Align_TypeDef ADC1_Align, + ADC1_SchmittTrigg_TypeDef ADC1_SchmittTriggerChannel, + FunctionalState ADC1_SchmittTriggerState); +void ADC1_Cmd(FunctionalState NewState); +void ADC1_ScanModeCmd(FunctionalState NewState); +void ADC1_DataBufferCmd(FunctionalState NewState); +void ADC1_ITConfig(ADC1_IT_TypeDef ADC1_IT, FunctionalState NewState); +void ADC1_PrescalerConfig(ADC1_PresSel_TypeDef ADC1_Prescaler); +void ADC1_SchmittTriggerConfig(ADC1_SchmittTrigg_TypeDef ADC1_SchmittTriggerChannel, + FunctionalState NewState); +void ADC1_ConversionConfig(ADC1_ConvMode_TypeDef ADC1_ConversionMode, + ADC1_Channel_TypeDef ADC1_Channel, + ADC1_Align_TypeDef ADC1_Align); +void ADC1_ExternalTriggerConfig(ADC1_ExtTrig_TypeDef ADC1_ExtTrigger, FunctionalState NewState); +void ADC1_AWDChannelConfig(ADC1_Channel_TypeDef Channel, FunctionalState NewState); +void ADC1_StartConversion(void); +uint16_t ADC1_GetConversionValue(void); +void ADC1_SetHighThreshold(uint16_t Threshold); +void ADC1_SetLowThreshold(uint16_t Threshold); +uint16_t ADC1_GetBufferValue(uint8_t Buffer); +FlagStatus ADC1_GetAWDChannelStatus(ADC1_Channel_TypeDef Channel); +FlagStatus ADC1_GetFlagStatus(ADC1_Flag_TypeDef Flag); +void ADC1_ClearFlag(ADC1_Flag_TypeDef Flag); +ITStatus ADC1_GetITStatus(ADC1_IT_TypeDef ITPendingBit); +void ADC1_ClearITPendingBit(ADC1_IT_TypeDef ITPendingBit); +/** + * @} + */ + +#endif /* __STM8S_ADC1_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_adc2.h b/LOCK_STM8_BF/lib/inc/stm8s_adc2.h new file mode 100644 index 0000000..2f9af43 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_adc2.h @@ -0,0 +1,256 @@ +/** + ****************************************************************************** + * @file stm8s_adc2.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the prototypes/macros for the ADC2 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_ADC2_H +#define __STM8S_ADC2_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup ADC2_Exported_Types + * @{ + */ + +/** + * @brief ADC2 clock prescaler selection + */ + +typedef enum { + ADC2_PRESSEL_FCPU_D2 = (uint8_t)0x00, /**< Prescaler selection fADC2 = fcpu/2 */ + ADC2_PRESSEL_FCPU_D3 = (uint8_t)0x10, /**< Prescaler selection fADC2 = fcpu/3 */ + ADC2_PRESSEL_FCPU_D4 = (uint8_t)0x20, /**< Prescaler selection fADC2 = fcpu/4 */ + ADC2_PRESSEL_FCPU_D6 = (uint8_t)0x30, /**< Prescaler selection fADC2 = fcpu/6 */ + ADC2_PRESSEL_FCPU_D8 = (uint8_t)0x40, /**< Prescaler selection fADC2 = fcpu/8 */ + ADC2_PRESSEL_FCPU_D10 = (uint8_t)0x50, /**< Prescaler selection fADC2 = fcpu/10 */ + ADC2_PRESSEL_FCPU_D12 = (uint8_t)0x60, /**< Prescaler selection fADC2 = fcpu/12 */ + ADC2_PRESSEL_FCPU_D18 = (uint8_t)0x70 /**< Prescaler selection fADC2 = fcpu/18 */ +} ADC2_PresSel_TypeDef; + +/** + * @brief ADC2 External conversion trigger event selection + */ +typedef enum { + ADC2_EXTTRIG_TIM = (uint8_t)0x00, /**< Conversion from Internal TIM TRGO event */ + ADC2_EXTTRIG_GPIO = (uint8_t)0x01 /**< Conversion from External interrupt on ADC_ETR pin*/ +} ADC2_ExtTrig_TypeDef; + +/** + * @brief ADC2 data alignment + */ +typedef enum { + ADC2_ALIGN_LEFT = (uint8_t)0x00, /**< Data alignment left */ + ADC2_ALIGN_RIGHT = (uint8_t)0x08 /**< Data alignment right */ +} ADC2_Align_TypeDef; + +/** + * @brief ADC2 schmitt Trigger + */ +typedef enum { + ADC2_SCHMITTTRIG_CHANNEL0 = (uint8_t)0x00, /**< Schmitt trigger disable on AIN0 */ + ADC2_SCHMITTTRIG_CHANNEL1 = (uint8_t)0x01, /**< Schmitt trigger disable on AIN1 */ + ADC2_SCHMITTTRIG_CHANNEL2 = (uint8_t)0x02, /**< Schmitt trigger disable on AIN2 */ + ADC2_SCHMITTTRIG_CHANNEL3 = (uint8_t)0x03, /**< Schmitt trigger disable on AIN3 */ + ADC2_SCHMITTTRIG_CHANNEL4 = (uint8_t)0x04, /**< Schmitt trigger disable on AIN4 */ + ADC2_SCHMITTTRIG_CHANNEL5 = (uint8_t)0x05, /**< Schmitt trigger disable on AIN5 */ + ADC2_SCHMITTTRIG_CHANNEL6 = (uint8_t)0x06, /**< Schmitt trigger disable on AIN6 */ + ADC2_SCHMITTTRIG_CHANNEL7 = (uint8_t)0x07, /**< Schmitt trigger disable on AIN7 */ + ADC2_SCHMITTTRIG_CHANNEL8 = (uint8_t)0x08, /**< Schmitt trigger disable on AIN8 */ + ADC2_SCHMITTTRIG_CHANNEL9 = (uint8_t)0x09, /**< Schmitt trigger disable on AIN9 */ + ADC2_SCHMITTTRIG_CHANNEL10 = (uint8_t)0x0A, /**< Schmitt trigger disable on AIN10 */ + ADC2_SCHMITTTRIG_CHANNEL11 = (uint8_t)0x0B, /**< Schmitt trigger disable on AIN11 */ + ADC2_SCHMITTTRIG_CHANNEL12 = (uint8_t)0x0C, /**< Schmitt trigger disable on AIN12 */ + ADC2_SCHMITTTRIG_CHANNEL13 = (uint8_t)0x0D, /**< Schmitt trigger disable on AIN13 */ + ADC2_SCHMITTTRIG_CHANNEL14 = (uint8_t)0x0E, /**< Schmitt trigger disable on AIN14 */ + ADC2_SCHMITTTRIG_CHANNEL15 = (uint8_t)0x0F, /**< Schmitt trigger disable on AIN15 */ + ADC2_SCHMITTTRIG_ALL = (uint8_t)0x1F /**< Schmitt trigger disable on all channels */ + +} ADC2_SchmittTrigg_TypeDef; + +/** + * @brief ADC2 conversion mode selection + */ + +typedef enum { + ADC2_CONVERSIONMODE_SINGLE = (uint8_t)0x00, /**< Single conversion mode */ + ADC2_CONVERSIONMODE_CONTINUOUS = (uint8_t)0x01 /**< Continuous conversion mode */ +} ADC2_ConvMode_TypeDef; + +/** + * @brief ADC2 analog channel selection + */ + +typedef enum { + ADC2_CHANNEL_0 = (uint8_t)0x00, /**< Analog channel 0 */ + ADC2_CHANNEL_1 = (uint8_t)0x01, /**< Analog channel 1 */ + ADC2_CHANNEL_2 = (uint8_t)0x02, /**< Analog channel 2 */ + ADC2_CHANNEL_3 = (uint8_t)0x03, /**< Analog channel 3 */ + ADC2_CHANNEL_4 = (uint8_t)0x04, /**< Analog channel 4 */ + ADC2_CHANNEL_5 = (uint8_t)0x05, /**< Analog channel 5 */ + ADC2_CHANNEL_6 = (uint8_t)0x06, /**< Analog channel 6 */ + ADC2_CHANNEL_7 = (uint8_t)0x07, /**< Analog channel 7 */ + ADC2_CHANNEL_8 = (uint8_t)0x08, /**< Analog channel 8 */ + ADC2_CHANNEL_9 = (uint8_t)0x09, /**< Analog channel 9 */ + ADC2_CHANNEL_10 = (uint8_t)0x0A, /**< Analog channel 10 */ + ADC2_CHANNEL_11 = (uint8_t)0x0B, /**< Analog channel 11 */ + ADC2_CHANNEL_12 = (uint8_t)0x0C, /**< Analog channel 12 */ + ADC2_CHANNEL_13 = (uint8_t)0x0D, /**< Analog channel 13 */ + ADC2_CHANNEL_14 = (uint8_t)0x0E, /**< Analog channel 14 */ + ADC2_CHANNEL_15 = (uint8_t)0x0F /**< Analog channel 15 */ +} ADC2_Channel_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/* Exported macros ------------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup ADC2_Private_Macros + * @brief Macros used by the assert function to check the different functions parameters. + * @{ + */ + +/** + * @brief Macro used by the assert function to check the different prescaler's values. + */ +#define IS_ADC2_PRESSEL_OK(PRESCALER) (((PRESCALER) == ADC2_PRESSEL_FCPU_D2) || \ + ((PRESCALER) == ADC2_PRESSEL_FCPU_D3) || \ + ((PRESCALER) == ADC2_PRESSEL_FCPU_D4) || \ + ((PRESCALER) == ADC2_PRESSEL_FCPU_D6) || \ + ((PRESCALER) == ADC2_PRESSEL_FCPU_D8) || \ + ((PRESCALER) == ADC2_PRESSEL_FCPU_D10) || \ + ((PRESCALER) == ADC2_PRESSEL_FCPU_D12) || \ + ((PRESCALER) == ADC2_PRESSEL_FCPU_D18)) + +/** + * @brief Macro used by the assert function to check the different external trigger values. + */ +#define IS_ADC2_EXTTRIG_OK(EXTRIG) (((EXTRIG) == ADC2_EXTTRIG_TIM) || \ + ((EXTRIG) == ADC2_EXTTRIG_GPIO)) + +/** + * @brief Macro used by the assert function to check the different alignment modes. + */ +#define IS_ADC2_ALIGN_OK(ALIGN) (((ALIGN) == ADC2_ALIGN_LEFT) || \ + ((ALIGN) == ADC2_ALIGN_RIGHT)) + + +/** + * @brief Macro used by the assert function to check the different schmitt trigger values. + */ +#define IS_ADC2_SCHMITTTRIG_OK(SCHMITTTRIG) (((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL0) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL1) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL2) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL3) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL4) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL5) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL6) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL7) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL8) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL9) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL10) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL11) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL12) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL13) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL14) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_CHANNEL15) || \ + ((SCHMITTTRIG) == ADC2_SCHMITTTRIG_ALL)) + +/** + * @brief Macro used by the assert function to check the different conversion modes. + */ +#define IS_ADC2_CONVERSIONMODE_OK(MODE) (((MODE) == ADC2_CONVERSIONMODE_SINGLE) || \ + ((MODE) == ADC2_CONVERSIONMODE_CONTINUOUS)) + +/** + * @brief Macro used by the assert function to check the different channels values. + */ +#define IS_ADC2_CHANNEL_OK(CHANNEL) (((CHANNEL) == ADC2_CHANNEL_0) || \ + ((CHANNEL) == ADC2_CHANNEL_1) || \ + ((CHANNEL) == ADC2_CHANNEL_2) || \ + ((CHANNEL) == ADC2_CHANNEL_3) || \ + ((CHANNEL) == ADC2_CHANNEL_4) || \ + ((CHANNEL) == ADC2_CHANNEL_5) || \ + ((CHANNEL) == ADC2_CHANNEL_6) || \ + ((CHANNEL) == ADC2_CHANNEL_7) || \ + ((CHANNEL) == ADC2_CHANNEL_8) || \ + ((CHANNEL) == ADC2_CHANNEL_9) || \ + ((CHANNEL) == ADC2_CHANNEL_10) || \ + ((CHANNEL) == ADC2_CHANNEL_11) || \ + ((CHANNEL) == ADC2_CHANNEL_12) || \ + ((CHANNEL) == ADC2_CHANNEL_13) || \ + ((CHANNEL) == ADC2_CHANNEL_14) || \ + ((CHANNEL) == ADC2_CHANNEL_15)) + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ + +/** @addtogroup ADC2_Exported_Functions + * @{ + */ +void ADC2_DeInit(void); +void ADC2_Init(ADC2_ConvMode_TypeDef ADC2_ConversionMode, + ADC2_Channel_TypeDef ADC2_Channel, + ADC2_PresSel_TypeDef ADC2_PrescalerSelection, + ADC2_ExtTrig_TypeDef ADC2_ExtTrigger, + FunctionalState ADC2_ExtTriggerState, + ADC2_Align_TypeDef ADC2_Align, + ADC2_SchmittTrigg_TypeDef ADC2_SchmittTriggerChannel, + FunctionalState ADC2_SchmittTriggerState); +void ADC2_Cmd(FunctionalState NewState); +void ADC2_ITConfig(FunctionalState NewState); +void ADC2_PrescalerConfig(ADC2_PresSel_TypeDef ADC2_Prescaler); +void ADC2_SchmittTriggerConfig(ADC2_SchmittTrigg_TypeDef ADC2_SchmittTriggerChannel, + FunctionalState NewState); +void ADC2_ConversionConfig(ADC2_ConvMode_TypeDef ADC2_ConversionMode, + ADC2_Channel_TypeDef ADC2_Channel, + ADC2_Align_TypeDef ADC2_Align); +void ADC2_ExternalTriggerConfig(ADC2_ExtTrig_TypeDef ADC2_ExtTrigger, FunctionalState NewState); +void ADC2_StartConversion(void); +uint16_t ADC2_GetConversionValue(void); +FlagStatus ADC2_GetFlagStatus(void); +void ADC2_ClearFlag(void); +ITStatus ADC2_GetITStatus(void); +void ADC2_ClearITPendingBit(void); +/** + * @} + */ + +#endif /* __STM8S_ADC2_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_awu.h b/LOCK_STM8_BF/lib/inc/stm8s_awu.h new file mode 100644 index 0000000..2de5b7c --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_awu.h @@ -0,0 +1,147 @@ +/** + ****************************************************************************** + * @file stm8s_awu.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the AWU peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_AWU_H +#define __STM8S_AWU_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup AWU_Exported_Types + * @{ + */ + +/** + * @brief AWU TimeBase selection + */ + +typedef enum +{ + AWU_TIMEBASE_NO_IT = (uint8_t)0, /*!< No AWU interrupt selected */ + AWU_TIMEBASE_250US = (uint8_t)1, /*!< AWU Timebase equals 0.25 ms */ + AWU_TIMEBASE_500US = (uint8_t)2, /*!< AWU Timebase equals 0.5 ms */ + AWU_TIMEBASE_1MS = (uint8_t)3, /*!< AWU Timebase equals 1 ms */ + AWU_TIMEBASE_2MS = (uint8_t)4, /*!< AWU Timebase equals 2 ms */ + AWU_TIMEBASE_4MS = (uint8_t)5, /*!< AWU Timebase equals 4 ms */ + AWU_TIMEBASE_8MS = (uint8_t)6, /*!< AWU Timebase equals 8 ms */ + AWU_TIMEBASE_16MS = (uint8_t)7, /*!< AWU Timebase equals 16 ms */ + AWU_TIMEBASE_32MS = (uint8_t)8, /*!< AWU Timebase equals 32 ms */ + AWU_TIMEBASE_64MS = (uint8_t)9, /*!< AWU Timebase equals 64 ms */ + AWU_TIMEBASE_128MS = (uint8_t)10, /*!< AWU Timebase equals 128 ms */ + AWU_TIMEBASE_256MS = (uint8_t)11, /*!< AWU Timebase equals 256 ms */ + AWU_TIMEBASE_512MS = (uint8_t)12, /*!< AWU Timebase equals 512 ms */ + AWU_TIMEBASE_1S = (uint8_t)13, /*!< AWU Timebase equals 1 s */ + AWU_TIMEBASE_2S = (uint8_t)14, /*!< AWU Timebase equals 2 s */ + AWU_TIMEBASE_12S = (uint8_t)15, /*!< AWU Timebase equals 12 s */ + AWU_TIMEBASE_30S = (uint8_t)16 /*!< AWU Timebase equals 30 s */ +} AWU_Timebase_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @addtogroup AWU_Exported_Constants + * @{ + */ + +#define LSI_FREQUENCY_MIN ((uint32_t)110000) /*!< LSI minimum value in Hertz */ +#define LSI_FREQUENCY_MAX ((uint32_t)150000) /*!< LSI maximum value in Hertz */ + +/** + * @} + */ + +/* Exported macros ------------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup AWU_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function to check the different functions parameters. + */ + +/** + * @brief Macro used by the assert function to check the AWU timebases + */ +#define IS_AWU_TIMEBASE_OK(TB) \ + (((TB) == AWU_TIMEBASE_NO_IT) || \ + ((TB) == AWU_TIMEBASE_250US) || \ + ((TB) == AWU_TIMEBASE_500US) || \ + ((TB) == AWU_TIMEBASE_1MS) || \ + ((TB) == AWU_TIMEBASE_2MS) || \ + ((TB) == AWU_TIMEBASE_4MS) || \ + ((TB) == AWU_TIMEBASE_8MS) || \ + ((TB) == AWU_TIMEBASE_16MS) || \ + ((TB) == AWU_TIMEBASE_32MS) || \ + ((TB) == AWU_TIMEBASE_64MS) || \ + ((TB) == AWU_TIMEBASE_128MS) || \ + ((TB) == AWU_TIMEBASE_256MS) || \ + ((TB) == AWU_TIMEBASE_512MS) || \ + ((TB) == AWU_TIMEBASE_1S) || \ + ((TB) == AWU_TIMEBASE_2S) || \ + ((TB) == AWU_TIMEBASE_12S) || \ + ((TB) == AWU_TIMEBASE_30S)) + +/** + * @brief Macro used by the assert function to check the LSI frequency (in Hz) + */ +#define IS_LSI_FREQUENCY_OK(FREQ) \ + (((FREQ) >= LSI_FREQUENCY_MIN) && \ + ((FREQ) <= LSI_FREQUENCY_MAX)) + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ + +/** @addtogroup AWU_Exported_Functions + * @{ + */ +void AWU_DeInit(void); +void AWU_Init(AWU_Timebase_TypeDef AWU_TimeBase); +void AWU_Cmd(FunctionalState NewState); +void AWU_LSICalibrationConfig(uint32_t LSIFreqHz); +void AWU_IdleModeEnable(void); +FlagStatus AWU_GetFlagStatus(void); + +/** + * @} + */ + +#endif /* __STM8S_AWU_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_beep.h b/LOCK_STM8_BF/lib/inc/stm8s_beep.h new file mode 100644 index 0000000..d9170a1 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_beep.h @@ -0,0 +1,119 @@ +/** + ****************************************************************************** + * @file stm8s_beep.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the BEEP peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_BEEP_H +#define __STM8S_BEEP_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup BEEP_Exported_Types + * @{ + */ + +/** + * @brief BEEP Frequency selection + */ +typedef enum { + BEEP_FREQUENCY_1KHZ = (uint8_t)0x00, /*!< Beep signal output frequency equals to 1 KHz */ + BEEP_FREQUENCY_2KHZ = (uint8_t)0x40, /*!< Beep signal output frequency equals to 2 KHz */ + BEEP_FREQUENCY_4KHZ = (uint8_t)0x80 /*!< Beep signal output frequency equals to 4 KHz */ +} BEEP_Frequency_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @addtogroup BEEP_Exported_Constants + * @{ + */ + +#define BEEP_CALIBRATION_DEFAULT ((uint8_t)0x0B) /*!< Default value when calibration is not done */ + +#define LSI_FREQUENCY_MIN ((uint32_t)110000) /*!< LSI minimum value in Hertz */ +#define LSI_FREQUENCY_MAX ((uint32_t)150000) /*!< LSI maximum value in Hertz */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup BEEP_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function to check the different functions parameters. + */ + +/** + * @brief Macro used by the assert function to check the BEEP frequencies. + */ +#define IS_BEEP_FREQUENCY_OK(FREQ) \ + (((FREQ) == BEEP_FREQUENCY_1KHZ) || \ + ((FREQ) == BEEP_FREQUENCY_2KHZ) || \ + ((FREQ) == BEEP_FREQUENCY_4KHZ)) + +/** + * @brief Macro used by the assert function to check the LSI frequency (in Hz). + */ +#define IS_LSI_FREQUENCY_OK(FREQ) \ + (((FREQ) >= LSI_FREQUENCY_MIN) && \ + ((FREQ) <= LSI_FREQUENCY_MAX)) + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ + +/** @addtogroup BEEP_Exported_Functions + * @{ + */ + +void BEEP_DeInit(void); +void BEEP_Init(BEEP_Frequency_TypeDef BEEP_Frequency); +void BEEP_Cmd(FunctionalState NewState); +void BEEP_LSICalibrationConfig(uint32_t LSIFreqHz); + + +/** + * @} + */ + +#endif /* __STM8S_BEEP_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_can.h b/LOCK_STM8_BF/lib/inc/stm8s_can.h new file mode 100644 index 0000000..ee52088 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_can.h @@ -0,0 +1,521 @@ +/** + ****************************************************************************** + * @file stm8s_can.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the CAN peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_CAN_H +#define __STM8S_CAN_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/* Exported constants --------------------------------------------------------*/ +#define CAN_STDID_SIZE ((uint16_t)0x07FF) +#define CAN_EXTID_SIZE ((uint32_t)0x1FFFFFFF) +#define CAN_DLC_MAX ((uint8_t)0x08) + + +/** @addtogroup CAN_Exported_Types + * @{ + */ + + +/** + * @brief CAN Page Mapping + */ +typedef enum +{ + CAN_Page_TxMailBox0 = ((uint8_t) 0), /*!< CAN TX mailbox 0 reg page */ + CAN_Page_TxMailBox1 = ((uint8_t) 1), /*!< CAN TX mailbox 1 reg page */ + CAN_Page_TxMailBox2 = ((uint8_t) 5), /*!< CAN TX mailbox 2 reg page */ + CAN_Page_Filter01 = ((uint8_t) 2), /*!< CAN Filters 0 & 1 reg page*/ + CAN_Page_Filter23 = ((uint8_t) 3), /*!< CAN Filters 2 & 3 reg page*/ + CAN_Page_Filter45 = ((uint8_t) 4), /*!< CAN Filters 4 & 5 reg page*/ + CAN_Page_Config = ((uint8_t) 6), /*!< CAN Configuration control/status reg page*/ + CAN_Page_RxFifo = ((uint8_t) 7) /*!< CAN RX FIFO registers page */ +}CAN_Page_TypeDef; + + + +/** + * @brief CAN sleep constants + */ +typedef enum { + CAN_InitStatus_Failed =0, /*!< CAN initialization failed */ + CAN_InitStatus_Success =! CAN_InitStatus_Failed /*!< CAN initialization OK*/ +} CAN_InitStatus_TypeDef; + + + /** + * @brief CAN operating mode */ + typedef enum +{ + CAN_OperatingMode_Initialization =((uint8_t)0x00), /*!< Initialization mode */ + CAN_OperatingMode_Normal =((uint8_t)0x01), /*!< Normal mode */ + CAN_OperatingMode_Sleep =((uint8_t)0x02) /*!< sleep mode */ +}CAN_OperatingMode_TypeDef; + + /** + * @brief CAN operating mode status */ + typedef enum +{ + CAN_ModeStatus_Failed = ((uint8_t)0x00), /*!< CAN entering the specific mode failed */ + CAN_ModeStatus_Success =! CAN_ModeStatus_Failed /*!< CAN entering the specific mode Succeed */ +}CAN_ModeStatus_TypeDef; + + /** + * @brief CAN Time Triggered Communication mode + */ +typedef enum +{ + CAN_MasterCtrl_AllDisabled =((uint8_t)0x00), /*!< CAN ALL Master Control Option are DISABLED */ + CAN_MasterCtrl_AllEnabled =((uint8_t)0xFC), /*!< CAN ALL Master Control Option are DISABLED */ + CAN_MasterCtrl_TimeTriggerCOMMode =((uint8_t)0x80), /*!< CAN Time Triggered Communication mode ENABLED */ + CAN_MasterCtrl_AutoBusOffManagement =((uint8_t)0x40), /*!< CAN Auto Bus Off Management ENABLED */ + CAN_MasterCtrl_AutoWakeUpMode =((uint8_t)0x20), /*!< CAN Automatic WakeUp Mode ENABLED , sleep mode is left automatically by hardware */ + CAN_MasterCtrl_NoAutoReTx =((uint8_t)0x10), /*!< CAN Non Automatic Retransmission ENABLED, MSG will be transmitted only once */ + CAN_MasterCtrl_RxFifoLockedMode =((uint8_t)0x08), /*!< CAN Receive FIFO Locked against overrun ENABLED */ + CAN_MasterCtrl_TxFifoPriority =((uint8_t)0x04) /*!< CAN Transmit FIFO Priority driven by the request order (not by the identifier of the MSG) */ + }CAN_MasterCtrl_TypeDef; + +/** + * @brief CAN mode options */ +typedef enum +{ + CAN_Mode_Normal =((uint8_t)0x00), /*!< normal mode */ + CAN_Mode_LoopBack =((uint8_t)0x01), /*!< loopback mode */ + CAN_Mode_Silent =((uint8_t)0x02), /*!< silent mode */ + CAN_Mode_Silent_LoopBack =((uint8_t)0x03) /*!< loopback combined with silent mode */ +}CAN_Mode_TypeDef; + +/** + * @brief CAN synchronisation jump width (SJW)*/ +typedef enum +{ + CAN_SynJumpWidth_1TimeQuantum =((uint8_t)0x00), /*!< 1 time quantum */ + CAN_SynJumpWidth_2TimeQuantum =((uint8_t)0x40), /*!< 2 time quantum */ + CAN_SynJumpWidth_3TimeQuantum =((uint8_t)0x80), /*!< 3 time quantum */ + CAN_SynJumpWidth_4TimeQuantum =((uint8_t)0xC0) /*!< 4 time quantum */ +}CAN_SynJumpWidth_TypeDef; + +/** + * @brief time quantum in bit segment 1 */ +typedef enum +{ + CAN_BitSeg1_1TimeQuantum =((uint8_t)0x00), /*!< 1 time quantum */ + CAN_BitSeg1_2TimeQuantum =((uint8_t)0x01), /*!< 2 time quantum */ + CAN_BitSeg1_3TimeQuantum =((uint8_t)0x02), /*!< 3 time quantum */ + CAN_BitSeg1_4TimeQuantum =((uint8_t)0x03) , /*!< 4 time quantum */ + CAN_BitSeg1_5TimeQuantum =((uint8_t)0x04) , /*!< 5 time quantum */ + CAN_BitSeg1_6TimeQuantum =((uint8_t)0x05) , /*!< 6 time quantum */ + CAN_BitSeg1_7TimeQuantum =((uint8_t)0x06) , /*!< 7 time quantum */ + CAN_BitSeg1_8TimeQuantum =((uint8_t)0x07), /*!< 8 time quantum */ + CAN_BitSeg1_9TimeQuantum =((uint8_t)0x08), /*!< 9 time quantum */ + CAN_BitSeg1_10TimeQuantum =((uint8_t)0x09), /*!< 10 time quantum */ + CAN_BitSeg1_11TimeQuantum =((uint8_t)0x0A), /*!< 11 time quantum */ + CAN_BitSeg1_12TimeQuantum =((uint8_t)0x0B), /*!< 12 time quantum */ + CAN_BitSeg1_13TimeQuantum =((uint8_t)0x0C), /*!< 13 time quantum */ + CAN_BitSeg1_14TimeQuantum =((uint8_t)0x0D), /*!< 14 time quantum */ + CAN_BitSeg1_15TimeQuantum =((uint8_t)0x0E), /*!< 15 time quantum */ + CAN_BitSeg1_16TimeQuantum =((uint8_t)0x0F) /*!< 16 time quantum */ +}CAN_BitSeg1_TypeDef; + +/** + * @brief time quantum in bit segment 2 */ +typedef enum +{ + CAN_BitSeg2_1TimeQuantum = ((uint8_t)0x00), /*!< 1 time quantum */ + CAN_BitSeg2_2TimeQuantum = ((uint8_t)0x10), /*!< 2 time quantum */ + CAN_BitSeg2_3TimeQuantum = ((uint8_t)0x20), /*!< 3 time quantum */ + CAN_BitSeg2_4TimeQuantum = ((uint8_t)0x30), /*!< 4 time quantum */ + CAN_BitSeg2_5TimeQuantum = ((uint8_t)0x40), /*!< 5 time quantum */ + CAN_BitSeg2_6TimeQuantum = ((uint8_t)0x50), /*!< 6 time quantum */ + CAN_BitSeg2_7TimeQuantum = ((uint8_t)0x60), /*!< 7 time quantum */ + CAN_BitSeg2_8TimeQuantum = ((uint8_t)0x70) /*!< 8 time quantum */ +}CAN_BitSeg2_TypeDef; + + +/** + * @brief CAN filter number */ +typedef enum +{ + CAN_FilterNumber_0 = ((uint8_t)0x00), /*!< Filter number 0 */ + CAN_FilterNumber_1 = ((uint8_t)0x01), /*!< Filter number 1 */ + CAN_FilterNumber_2 = ((uint8_t)0x02), /*!< Filter number 2 */ + CAN_FilterNumber_3 = ((uint8_t)0x03), /*!< Filter number 3 */ + CAN_FilterNumber_4 = ((uint8_t)0x04), /*!< Filter number 4 */ + CAN_FilterNumber_5 = ((uint8_t)0x05) /*!< Filter number 5 */ +}CAN_FilterNumber_TypeDef; + +/** + * @brief CAN filter mode */ +typedef enum +{ + CAN_FilterMode_IdMask = ((uint8_t)0x00), /*!< id/mask mode */ + CAN_FilterMode_IdMask_IdList = ((uint8_t)0x10), /*!< Id/Mask mode First and IdList mode second */ + CAN_FilterMode_IdList_IdMask = ((uint8_t)0x11), /*!< IdList mode First and IdMask mode second */ + CAN_FilterMode_IdList = ((uint8_t)0x01) /*!< identifier list mode */ +}CAN_FilterMode_TypeDef; + +/** + * @brief CAN filter scale */ +typedef enum +{ + CAN_FilterScale_8Bit =((uint8_t)0x00), /*!< 8-bit filter scale */ + CAN_FilterScale_16_8Bit =((uint8_t)0x02), /*!< 16/8-bit filter scale */ + CAN_FilterScale_16Bit =((uint8_t)0x04), /*!< 16-bit filter scale */ + CAN_FilterScale_32Bit =((uint8_t)0x06) /*!< 32-bit filter scale */ +}CAN_FilterScale_TypeDef; + + +/** + * @brief CAN Tx mailboxes*/ +typedef enum +{ + CAN_TransmitMailBox_0 = ((uint8_t) 0x00), /*!< CAN TX mailbox 0 reg page */ + CAN_TransmitMailBox_1 = ((uint8_t) 0x01), /*!< CAN TX mailbox 1 reg page */ + CAN_TransmitMailBox_2 = ((uint8_t) 0x05) /*!< CAN TX mailbox 2 reg page */ +}CAN_TransmitMailBox_TypeDef; + +/** + * @brief CAN Pending Messages number*/ +typedef enum +{ + CAN_NbrPendingMessage_0 = ((uint8_t)0x00), /*!< No Msg Pending */ + CAN_NbrPendingMessage_1 = ((uint8_t)0x01), /*!< 1 Msg Pending */ + CAN_NbrPendingMessage_2 = ((uint8_t)0x02), /*!< 2 Msg Pending */ + CAN_NbrPendingMessage_3 = ((uint8_t)0x03) /*!< 3 Msg Pending */ +}CAN_NbrPendingMessage_TypeDef; + +/** + * @brief CAN identifier type */ +typedef enum +{ + CAN_Id_Standard =((uint8_t)0x00), /*!< Standard Id */ + CAN_Id_Extended =((uint8_t)0x40) /*!< Extended Id */ +}CAN_Id_TypeDef; + +/** + * @brief CAN remote transmission request */ +typedef enum +{ + CAN_RTR_Data = ((uint8_t)0x00), /*!< Data frame */ + CAN_RTR_Remote = ((uint8_t)0x20) /*!< Remote frame */ +}CAN_RTR_TypeDef; + +/** + * @brief CAN transmit Status */ +typedef enum +{ + CAN_TxStatus_Failed =((uint8_t)0xF0), /*!< CAN transmission failed */ + CAN_TxStatus_Ok =((uint8_t)0xF1), /*!< CAN transmission succeeded */ + CAN_TxStatus_Pending =((uint8_t)0xF2), /*!< CAN transmission pending */ + CAN_TxStatus_NoMailBox =((uint8_t)0xF4), /*!< CAN cell did not provide an empty mailbox */ + CAN_TxStatus_MailBoxEmpty =((uint8_t)0xF5), /*!< CAN Tx mailbox is Empty */ + CAN_TxStatus_MailBox0Ok =((uint8_t)0x00), /*!< CAN transmission succeeded by mail box 1*/ + CAN_TxStatus_MailBox1Ok =((uint8_t)0x01), /*!< CAN transmission succeeded by mail box 2*/ + CAN_TxStatus_MailBox2Ok =((uint8_t)0x05) /*!< CAN transmission succeeded by mail box 3*/ +}CAN_TxStatus_TypeDef; + +/** + * @brief CAN sleep Status */ +typedef enum +{ + CAN_Sleep_Failed = ((uint8_t)0x00), /*!< CAN did not enter the sleep mode */ + CAN_Sleep_Ok = ((uint8_t)0x01) /*!< CAN entered the sleep mode */ +}CAN_Sleep_TypeDef; +/** + * @brief CAN wake up status */ +typedef enum +{ + CAN_WakeUp_Failed = ((uint8_t)0x00), /*!< CAN did not leave the sleep mode */ + CAN_WakeUp_Ok = ((uint8_t)0x01) /*!< CAN leaved the sleep mode */ +}CAN_WakeUp_TypeDef; + +/** + * @brief CAN flags */ +typedef enum +{ + /* if the flag is 0x3XXX, it means that it can be got (CAN_GetFlagStatus) and Cleared (CAN_ClearFlag) */ + /* if the flag is 0x1XXX, it means that it can only be got (CAN_GetFlagStatus) */ + /*Transmit Flags*/ + CAN_FLAG_RQCP0 =((uint16_t)0x3401), /*!< Request MailBox0 Flag */ + CAN_FLAG_RQCP1 =((uint16_t)0x3402), /*!< Request MailBox1 Flag */ + CAN_FLAG_RQCP2 =((uint16_t)0x3404), /*!< Request MailBox2 Flag */ + /*Receive Flags*/ + CAN_FLAG_FMP =((uint16_t)0x1203), /*!< FIFO Message Pending Flag */ + CAN_FLAG_FF =((uint16_t)0x3208), /*!< FIFO Full Flag */ + CAN_FLAG_FOV =((uint16_t)0x3210), /*!< FIFO Overrun Flag */ + /*Wake up Flag*/ + CAN_FLAG_WKU =((uint16_t)0x3108), /*!< wake up Flag */ + /*Error Flags*/ + CAN_FLAG_EWG =((uint16_t)0x1001), /*!< Error Warning Flag */ + CAN_FLAG_EPV =((uint16_t)0x1002), /*!< Error Passive Flag */ + CAN_FLAG_BOF =((uint16_t)0x1004), /*!< Bus-Off Flag */ + CAN_FLAG_LEC =((uint16_t)0x3070) /*!< Last error code Flag */ +}CAN_FLAG_TypeDef; + +/** + * @brief CAN interrupts */ +typedef enum +{ + /*Transmit Interruption*/ + CAN_IT_TME =((uint16_t)0x0001), /*!< Transmit mailbox empty interrupt */ + /*Receive Interruptions*/ + CAN_IT_FMP =((uint16_t)0x0002), /*!< FIFO message pending interrupt */ + CAN_IT_FF =((uint16_t)0x0004), /*!< FIFO full interrupt */ + CAN_IT_FOV =((uint16_t)0x0008), /*!< FIFO overrun interrupt */ + /*Wake Up Interruption*/ + CAN_IT_WKU =((uint16_t)0x0080), /*!< Wake-up interrupt */ + /*Error Interruptions*/ + CAN_IT_ERR =((uint16_t)0x4000), /*!< Genaral Error interrupt */ + CAN_IT_EWG =((uint16_t)0x0100), /*!< Error warning interrupt */ + CAN_IT_EPV =((uint16_t)0x0200), /*!< Error passive interrupt */ + CAN_IT_BOF =((uint16_t)0x0400), /*!< Bus-off interrupt */ + CAN_IT_LEC =((uint16_t)0x0800) /*!< Last error code interrupt */ +} CAN_IT_TypeDef; + +/** + * @brief CAN ST7 Compatibility*/ +typedef enum +{ + CAN_ST7Compatibility_Enable = ((uint8_t)0x00), /*!< CAN is compatible with ST7 beCAN (only 2 mailboxes are available)*/ + CAN_ST7Compatibility_Disable = ((uint8_t)0x10) /*!< CAN is not compatible with ST7 beCAN ( 3 mailboxes are available)*/ +}CAN_ST7Compatibility_TypeDef; + +/** + * @brief CAN Error Code description */ +typedef enum +{ + CAN_ErrorCode_NoErr = ((uint8_t)0x00), /*!< No Error */ + CAN_ErrorCode_StuffErr = ((uint8_t)0x10), /*!< Stuff Error */ + CAN_ErrorCode_FormErr = ((uint8_t)0x20), /*!< Form Error */ + CAN_ErrorCode_ACKErr = ((uint8_t)0x30), /*!< Acknowledgment Error */ + CAN_ErrorCode_BitRecessiveErr = ((uint8_t)0x40), /*!< Bit Recessive Error */ + CAN_ErrorCode_BitDominantErr = ((uint8_t)0x50), /*!< Bit Dominant Error */ + CAN_ErrorCode_CRCErr = ((uint8_t)0x60), /*!< CRC Error */ + CAN_ErrorCode_SoftwareSetErr = ((uint8_t)0x70) /*!< Software Set Error */ +}CAN_ErrorCode_TypeDef; +/** + * @} + */ +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup CAN_Private_Macros + * @{ + */ +/** + * @brief Macro used by the assert function in order to check the CAN ST7 Compatibility parameters. + */ +#define IS_CAN_ST7_COMPATIBILITY_OK(STATE) (((STATE) == CAN_ST7Compatibility_Enable) || ((STATE) == CAN_ST7Compatibility_Disable)) +/** + * @brief Macro used by the assert function in order to check CAN operating mode. + */ +#define IS_CAN_OPERATINGMODE_OK(MODE) (((MODE) == CAN_OperatingMode_Initialization) ||\ + ((MODE) == CAN_OperatingMode_Normal)|| \ + ((MODE) == CAN_OperatingMode_Sleep)) +/** + * @brief Macro used by the assert function in order to check CAN Time Triggered Communication mode. + */ +#define IS_CAN_MASTERCTRL_OK(MODE) (((MODE) == CAN_MasterCtrl_AllDisabled) || \ + (((MODE) <= CAN_MasterCtrl_AllEnabled) && ((MODE) >= CAN_MasterCtrl_TxFifoPriority))) +/** + * @brief Macro used by the assert function in order to check CAN mode options . + */ +#define IS_CAN_MODE_OK(MODE) (((MODE) == CAN_Mode_Normal) || ((MODE) == CAN_Mode_LoopBack)|| \ + ((MODE) == CAN_Mode_Silent) || ((MODE) == CAN_Mode_Silent_LoopBack)) +/** + * @brief Macro used by the assert function in order to check the CAN synchronisation jump width (SJW). + */ +#define IS_CAN_SYNJUMPWIDTH_OK(SJW) (((SJW) == CAN_SynJumpWidth_1TimeQuantum) || ((SJW) == CAN_SynJumpWidth_2TimeQuantum)|| \ + ((SJW) == CAN_SynJumpWidth_3TimeQuantum) || ((SJW) == CAN_SynJumpWidth_4TimeQuantum)) +/** + * @brief Macro used by the assert function in order to check time quantum in bit segment 1 . + */ +#define IS_CAN_BITSEG1_OK(BS1) ((BS1) <= CAN_BitSeg1_16TimeQuantum) +/** + * @brief Macro used by the assert function in order to check time quantum in bit segment 2. + */ +#define IS_CAN_BITSEG2_OK(BS2) ((((BS2) >= CAN_BitSeg2_2TimeQuantum) && ((BS2) <= CAN_BitSeg2_8TimeQuantum))|| ((BS2) == CAN_BitSeg2_1TimeQuantum)) +/** + * @brief Macro used by the assert function in order to check CAN clock prescaler. + */ +#define IS_CAN_PRESCALER_OK(PRESCALER) (((PRESCALER) >= 1) && ((PRESCALER) <= 64)) +/** + * @brief Macro used by the assert function in order to check CAN filter number. + */ +#define IS_CAN_FILTER_NUMBER_OK(NUMBER) (((NUMBER) == CAN_FilterNumber_0) || \ + ((NUMBER) == CAN_FilterNumber_1) || \ + ((NUMBER) == CAN_FilterNumber_2) || \ + ((NUMBER) == CAN_FilterNumber_3) || \ + ((NUMBER) == CAN_FilterNumber_4) || \ + ((NUMBER) == CAN_FilterNumber_5)) +/** + * @brief Macro used by the assert function in order to check CAN filter mode. + */ +#define IS_CAN_FILTER_MODE_OK(MODE) (((MODE) == CAN_FilterMode_IdMask) || \ + ((MODE) == CAN_FilterMode_IdMask_IdList) || \ + ((MODE) == CAN_FilterMode_IdList_IdMask) || \ + ((MODE) == CAN_FilterMode_IdList)) +/** + * @brief Macro used by the assert function in order to check CAN filter scale. + */ +#define IS_CAN_FILTER_SCALE_OK(SCALE) (((SCALE) == CAN_FilterScale_8Bit)|| \ + ((SCALE) == CAN_FilterScale_16_8Bit) ||\ + ((SCALE) == CAN_FilterScale_16Bit )||\ + ((SCALE) == CAN_FilterScale_32Bit)) +/** + * @brief Macro used by the assert function in order to check CAN Tx mailboxes. + */ +#define IS_CAN_TRANSMITMAILBOX_OK(TRANSMITMAILBOX) (((TRANSMITMAILBOX) == CAN_TransmitMailBox_0) || \ + ((TRANSMITMAILBOX) == CAN_TransmitMailBox_1) || \ + ((TRANSMITMAILBOX) == CAN_TransmitMailBox_2)) +/** + * @brief Macro used by the assert function in order to check the Standard ID to be sent. + */ +#define IS_CAN_STDID_OK(STDID) ((STDID) <= ((uint16_t)CAN_STDID_SIZE)) +/** + * @brief Macro used by the assert function in order to check the Extended ID to be sent. + */ +#define IS_CAN_EXTID_OK(EXTID) ((EXTID) <= ((uint32_t)CAN_EXTID_SIZE)) +/** + * @brief Macro used by the assert function in order to check the DLC to be sent. + */ +#define IS_CAN_DLC_OK(DLC) ((DLC) <= CAN_DLC_MAX) +/** + * @brief Macro used by the assert function in order to check the type of the ID to be sent. + */ +#define IS_CAN_IDTYPE_OK(IDTYPE) (((IDTYPE) == CAN_Id_Standard) || ((IDTYPE) == CAN_Id_Extended)) +/** + * @brief Macro used by the assert function in order to check CAN transmission Frame Type. + */ +#define IS_CAN_RTR_OK(RTR) (((RTR) == CAN_RTR_Data) || ((RTR) == CAN_RTR_Remote)) + +/** + * @brief Macro used by the assert function in order to check CAN flags which can be got by @ref CAN_GetFlagStatus + */ +#define IS_CAN_FLAG_STATUS_OK(FLAG) (((FLAG) == CAN_FLAG_RQCP0) || ((FLAG) == CAN_FLAG_RQCP1) ||\ + ((FLAG) == CAN_FLAG_RQCP2) || ((FLAG) == CAN_FLAG_FMP) ||\ + ((FLAG) == CAN_FLAG_FF) || ((FLAG) == CAN_FLAG_FOV) ||\ + ((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_EWG) ||\ + ((FLAG) == CAN_FLAG_EPV) || ((FLAG) == CAN_FLAG_BOF) ||\ + ((FLAG) == CAN_FLAG_LEC)) +/** + * @brief Macro used by the assert function in order to check CAN flags which can be cleared by @ref CAN_ClearFlag + */ +#define IS_CAN_FLAG_CLEAR_OK(FLAG) (((FLAG) == CAN_FLAG_RQCP0) || ((FLAG) == CAN_FLAG_RQCP1) ||\ + ((FLAG) == CAN_FLAG_RQCP2) || ((FLAG) == CAN_FLAG_FF) ||\ + ((FLAG) == CAN_FLAG_FOV) || ((FLAG) == CAN_FLAG_WKU) ||\ + ((FLAG) == CAN_FLAG_LEC)) +/** + * @brief Macro used by the assert function in order to check the CAN Configuration interrupts. + */ +#define CAN_IT_CONFIG_MASK ~(uint16_t)(CAN_IT_TME|CAN_IT_FMP|CAN_IT_FF|CAN_IT_FOV|CAN_IT_WKU|CAN_IT_EWG|CAN_IT_EPV|CAN_IT_BOF|CAN_IT_LEC|CAN_IT_ERR) +#define IS_CAN_IT_CONFIG_OK(IT) (((IT) != 0x0000) && ((uint16_t)((uint16_t)(IT) & (uint16_t)CAN_IT_CONFIG_MASK) == 0x0000)) +/** + * @brief Macro used by the assert function in order to check the CAN status interrupts. + */ +#define IS_CAN_IT_STATUS_OK(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FMP) ||\ + ((IT) == CAN_IT_FF) || ((IT) == CAN_IT_FOV) || \ + ((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_ERR) || \ + ((IT) == CAN_IT_EWG) || ((IT) == CAN_IT_EPV) || \ + ((IT) == CAN_IT_BOF) || ((IT) == CAN_IT_LEC) ) +/** + * @brief Macro used by the assert function in order to check the CAN Pending bit interrupts. + */ +#define IS_CAN_IT_PENDING_BIT_OK(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FF) ||\ + ((IT) == CAN_IT_FOV) || ((IT) == CAN_IT_WKU) ||\ + ((IT) == CAN_IT_ERR) || ((IT) == CAN_IT_EWG) ||\ + ((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF)||\ + ((IT) == CAN_IT_LEC)) +/** + * @brief Macro used by the assert function in order to check the Last Error Code. + */ +#define IS_CAN_LAST_ERROR_CODE_OK(CODE) (((CODE) & 0x8F) == 0x00) +/** + * @} + */ + +/* Exported function prototypes --------------------------------------------- */ +/** @addtogroup CAN_Exported_Functions + * @{ + */ +void CAN_DeInit(void); +CAN_InitStatus_TypeDef CAN_Init(CAN_MasterCtrl_TypeDef CAN_MasterCtrl, + CAN_Mode_TypeDef CAN_Mode, + CAN_SynJumpWidth_TypeDef CAN_SynJumpWidth, + CAN_BitSeg1_TypeDef CAN_BitSeg1, + CAN_BitSeg2_TypeDef CAN_BitSeg2, + uint8_t CAN_Prescaler); + +void CAN_FilterInit(CAN_FilterNumber_TypeDef CAN_FilterNumber, + FunctionalState CAN_FilterActivation, + CAN_FilterMode_TypeDef CAN_FilterMode, + CAN_FilterScale_TypeDef CAN_FilterScale, + uint8_t CAN_FilterID1, + uint8_t CAN_FilterID2, + uint8_t CAN_FilterID3, + uint8_t CAN_FilterID4, + uint8_t CAN_FilterIDMask1, + uint8_t CAN_FilterIDMask2, + uint8_t CAN_FilterIDMask3, + uint8_t CAN_FilterIDMask4); +void CAN_ITConfig(CAN_IT_TypeDef CAN_IT, FunctionalState NewState); +void CAN_ST7CompatibilityCmd(CAN_ST7Compatibility_TypeDef CAN_ST7Compatibility); +CAN_TxStatus_TypeDef CAN_Transmit( uint32_t CAN_Id, + CAN_Id_TypeDef CAN_IDE, + CAN_RTR_TypeDef CAN_RTR, + uint8_t CAN_DLC, + uint8_t *CAN_Data); +void CAN_TTComModeCmd(FunctionalState NewState); +CAN_TxStatus_TypeDef CAN_TransmitStatus(CAN_TransmitMailBox_TypeDef CAN_TransmitMailbox); +void CAN_CancelTransmit(CAN_TransmitMailBox_TypeDef CAN_TransmitMailbox); +void CAN_FIFORelease(void); +CAN_NbrPendingMessage_TypeDef CAN_MessagePending(void); +void CAN_Receive(void); +uint32_t CAN_GetReceivedId(void); +CAN_Id_TypeDef CAN_GetReceivedIDE(void); +CAN_RTR_TypeDef CAN_GetReceivedRTR(void); +uint8_t CAN_GetReceivedDLC(void); +uint8_t CAN_GetReceivedData(uint8_t CAN_DataIndex); +uint8_t CAN_GetReceivedFMI(void); +uint16_t CAN_GetMessageTimeStamp(void); +CAN_Sleep_TypeDef CAN_Sleep(void); +CAN_WakeUp_TypeDef CAN_WakeUp(void); +CAN_ModeStatus_TypeDef CAN_OperatingModeRequest(CAN_OperatingMode_TypeDef CAN_OperatingMode); +CAN_ErrorCode_TypeDef CAN_GetLastErrorCode(void); +CAN_Page_TypeDef CAN_GetSelectedPage(void); +void CAN_SelectPage(CAN_Page_TypeDef CAN_Page); +FlagStatus CAN_GetFlagStatus(CAN_FLAG_TypeDef CAN_Flag); +void CAN_ClearFlag(CAN_FLAG_TypeDef CAN_Flag); +ITStatus CAN_GetITStatus(CAN_IT_TypeDef CAN_IT); +void CAN_ClearITPendingBit(CAN_IT_TypeDef CAN_IT); +/** + * @} + */ +#endif /* __STM8S_CAN_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_clk.h b/LOCK_STM8_BF/lib/inc/stm8s_clk.h new file mode 100644 index 0000000..0dbce09 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_clk.h @@ -0,0 +1,382 @@ +/** + ****************************************************************************** + * @file stm8s_clk.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the CLK peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_CLK_H +#define __STM8S_CLK_H + +/* Includes ------------------------------------------------------------------*/ +/* Contains the description of all STM8 hardware registers */ +#include "stm8s.h" + +/* Exported types ------------------------------------------------------------*/ +/** @addtogroup CLK_Exported_Types + * @{ + */ + +/** + * @brief Switch Mode Auto, Manual. + */ +typedef enum { + CLK_SWITCHMODE_MANUAL = (uint8_t)0x00, /*!< Enable the manual clock switching mode */ + CLK_SWITCHMODE_AUTO = (uint8_t)0x01 /*!< Enable the automatic clock switching mode */ +} CLK_SwitchMode_TypeDef; + +/** + * @brief Current Clock State. + */ +typedef enum { + CLK_CURRENTCLOCKSTATE_DISABLE = (uint8_t)0x00, /*!< Current clock disable */ + CLK_CURRENTCLOCKSTATE_ENABLE = (uint8_t)0x01 /*!< Current clock enable */ +} CLK_CurrentClockState_TypeDef; + +/** + * @brief Clock security system configuration. + */ +typedef enum { + CLK_CSSCONFIG_ENABLEWITHIT = (uint8_t)0x05, /*!< Enable CSS with detection interrupt */ + CLK_CSSCONFIG_ENABLE = (uint8_t)0x01, /*!< Enable CSS without detection interrupt */ + CLK_CSSCONFIG_DISABLE = (uint8_t)0x00 /*!< Leave CSS desactivated (to be used in CLK_Init() function) */ +} CLK_CSSConfig_TypeDef; + +/** + * @brief CLK Clock Source. + */ +typedef enum { + CLK_SOURCE_HSI = (uint8_t)0xE1, /*!< Clock Source HSI. */ + CLK_SOURCE_LSI = (uint8_t)0xD2, /*!< Clock Source LSI. */ + CLK_SOURCE_HSE = (uint8_t)0xB4 /*!< Clock Source HSE. */ +} CLK_Source_TypeDef; + +/** + * @brief CLK HSI Calibration Value. + */ +typedef enum { + CLK_HSITRIMVALUE_0 = (uint8_t)0x00, /*!< HSI Calibration Value 0 */ + CLK_HSITRIMVALUE_1 = (uint8_t)0x01, /*!< HSI Calibration Value 1 */ + CLK_HSITRIMVALUE_2 = (uint8_t)0x02, /*!< HSI Calibration Value 2 */ + CLK_HSITRIMVALUE_3 = (uint8_t)0x03, /*!< HSI Calibration Value 3 */ + CLK_HSITRIMVALUE_4 = (uint8_t)0x04, /*!< HSI Calibration Value 4 */ + CLK_HSITRIMVALUE_5 = (uint8_t)0x05, /*!< HSI Calibration Value 5 */ + CLK_HSITRIMVALUE_6 = (uint8_t)0x06, /*!< HSI Calibration Value 6 */ + CLK_HSITRIMVALUE_7 = (uint8_t)0x07 /*!< HSI Calibration Value 7 */ +} CLK_HSITrimValue_TypeDef; + +/** + * @brief CLK Clock Output + */ +typedef enum { + CLK_OUTPUT_HSI = (uint8_t)0x00, /*!< Clock Output HSI */ + CLK_OUTPUT_LSI = (uint8_t)0x02, /*!< Clock Output LSI */ + CLK_OUTPUT_HSE = (uint8_t)0x04, /*!< Clock Output HSE */ + CLK_OUTPUT_CPU = (uint8_t)0x08, /*!< Clock Output CPU */ + CLK_OUTPUT_CPUDIV2 = (uint8_t)0x0A, /*!< Clock Output CPU/2 */ + CLK_OUTPUT_CPUDIV4 = (uint8_t)0x0C, /*!< Clock Output CPU/4 */ + CLK_OUTPUT_CPUDIV8 = (uint8_t)0x0E, /*!< Clock Output CPU/8 */ + CLK_OUTPUT_CPUDIV16 = (uint8_t)0x10, /*!< Clock Output CPU/16 */ + CLK_OUTPUT_CPUDIV32 = (uint8_t)0x12, /*!< Clock Output CPU/32 */ + CLK_OUTPUT_CPUDIV64 = (uint8_t)0x14, /*!< Clock Output CPU/64 */ + CLK_OUTPUT_HSIRC = (uint8_t)0x16, /*!< Clock Output HSI RC */ + CLK_OUTPUT_MASTER = (uint8_t)0x18, /*!< Clock Output Master */ + CLK_OUTPUT_OTHERS = (uint8_t)0x1A /*!< Clock Output OTHER */ +} CLK_Output_TypeDef; + +/** + * @brief CLK Enable peripheral + */ +/* Elements values convention: 0xXY + X = choice between the peripheral registers + X = 0 : PCKENR1 + X = 1 : PCKENR2 + Y = Peripheral position in the register +*/ +typedef enum { + CLK_PERIPHERAL_I2C = (uint8_t)0x00, /*!< Peripheral Clock Enable 1, I2C */ + CLK_PERIPHERAL_SPI = (uint8_t)0x01, /*!< Peripheral Clock Enable 1, SPI */ +#if defined(STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8AF52Ax) || defined(STM8AF62Ax) + CLK_PERIPHERAL_UART1 = (uint8_t)0x02, /*!< Peripheral Clock Enable 1, UART1 */ +#else + CLK_PERIPHERAL_UART1 = (uint8_t)0x03, /*!< Peripheral Clock Enable 1, UART1 */ +#endif + CLK_PERIPHERAL_UART2 = (uint8_t)0x03, /*!< Peripheral Clock Enable 1, UART2 */ + CLK_PERIPHERAL_UART3 = (uint8_t)0x03, /*!< Peripheral Clock Enable 1, UART3 */ + CLK_PERIPHERAL_TIMER6 = (uint8_t)0x04, /*!< Peripheral Clock Enable 1, Timer6 */ + CLK_PERIPHERAL_TIMER4 = (uint8_t)0x04, /*!< Peripheral Clock Enable 1, Timer4 */ + CLK_PERIPHERAL_TIMER5 = (uint8_t)0x05, /*!< Peripheral Clock Enable 1, Timer5 */ + CLK_PERIPHERAL_TIMER2 = (uint8_t)0x05, /*!< Peripheral Clock Enable 1, Timer2 */ + CLK_PERIPHERAL_TIMER3 = (uint8_t)0x06, /*!< Peripheral Clock Enable 1, Timer3 */ + CLK_PERIPHERAL_TIMER1 = (uint8_t)0x07, /*!< Peripheral Clock Enable 1, Timer1 */ + CLK_PERIPHERAL_AWU = (uint8_t)0x12, /*!< Peripheral Clock Enable 2, AWU */ + CLK_PERIPHERAL_ADC = (uint8_t)0x13, /*!< Peripheral Clock Enable 2, ADC */ + CLK_PERIPHERAL_CAN = (uint8_t)0x17 /*!< Peripheral Clock Enable 2, CAN */ +} CLK_Peripheral_TypeDef; + +/** + * @brief CLK Flags. + */ +/* Elements values convention: 0xXZZ + X = choice between the flags registers + X = 1 : ICKR + X = 2 : ECKR + X = 3 : SWCR + X = 4 : CSSR + X = 5 : CCOR + ZZ = flag mask in the register (same as map file) +*/ +typedef enum { + CLK_FLAG_LSIRDY = (uint16_t)0x0110, /*!< Low speed internal oscillator ready Flag */ + CLK_FLAG_HSIRDY = (uint16_t)0x0102, /*!< High speed internal oscillator ready Flag */ + CLK_FLAG_HSERDY = (uint16_t)0x0202, /*!< High speed external oscillator ready Flag */ + CLK_FLAG_SWIF = (uint16_t)0x0308, /*!< Clock switch interrupt Flag */ + CLK_FLAG_SWBSY = (uint16_t)0x0301, /*!< Switch busy Flag */ + CLK_FLAG_CSSD = (uint16_t)0x0408, /*!< Clock security system detection Flag */ + CLK_FLAG_AUX = (uint16_t)0x0402, /*!< Auxiliary oscillator connected to master clock */ + CLK_FLAG_CCOBSY = (uint16_t)0x0504, /*!< Configurable clock output busy */ + CLK_FLAG_CCORDY = (uint16_t)0x0502 /*!< Configurable clock output ready */ +}CLK_Flag_TypeDef; + +/** + * @brief CLK interrupt configuration and Flags cleared by software. + */ +typedef enum { + CLK_IT_CSSD = (uint8_t)0x0C, /*!< Clock security system detection Flag */ + CLK_IT_SWIF = (uint8_t)0x1C /*!< Clock switch interrupt Flag */ +}CLK_IT_TypeDef; + +/** + * @brief CLK Clock Divisor. + */ + +/* Warning: + 0xxxxxx = HSI divider + 1xxxxxx = CPU divider + Other bits correspond to the divider's bits mapping +*/ +typedef enum { + CLK_PRESCALER_HSIDIV1 = (uint8_t)0x00, /*!< High speed internal clock prescaler: 1 */ + CLK_PRESCALER_HSIDIV2 = (uint8_t)0x08, /*!< High speed internal clock prescaler: 2 */ + CLK_PRESCALER_HSIDIV4 = (uint8_t)0x10, /*!< High speed internal clock prescaler: 4 */ + CLK_PRESCALER_HSIDIV8 = (uint8_t)0x18, /*!< High speed internal clock prescaler: 8 */ + CLK_PRESCALER_CPUDIV1 = (uint8_t)0x80, /*!< CPU clock division factors 1 */ + CLK_PRESCALER_CPUDIV2 = (uint8_t)0x81, /*!< CPU clock division factors 2 */ + CLK_PRESCALER_CPUDIV4 = (uint8_t)0x82, /*!< CPU clock division factors 4 */ + CLK_PRESCALER_CPUDIV8 = (uint8_t)0x83, /*!< CPU clock division factors 8 */ + CLK_PRESCALER_CPUDIV16 = (uint8_t)0x84, /*!< CPU clock division factors 16 */ + CLK_PRESCALER_CPUDIV32 = (uint8_t)0x85, /*!< CPU clock division factors 32 */ + CLK_PRESCALER_CPUDIV64 = (uint8_t)0x86, /*!< CPU clock division factors 64 */ + CLK_PRESCALER_CPUDIV128 = (uint8_t)0x87 /*!< CPU clock division factors 128 */ +} CLK_Prescaler_TypeDef; + +/** + * @brief SWIM Clock divider. + */ +typedef enum { + CLK_SWIMDIVIDER_2 = (uint8_t)0x00, /*!< SWIM clock is divided by 2 */ + CLK_SWIMDIVIDER_OTHER = (uint8_t)0x01 /*!< SWIM clock is not divided by 2 */ +}CLK_SWIMDivider_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @addtogroup CLK_Exported_Constants + * @{ + */ +#define CLK_TIMEOUT ((uint16_t)0xFFFF) /*!< Max Timeout for the clock switch operation. */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup CLK_Private_Macros + * @{ + */ + +/** + * @brief Macros used by the assert function in order to check the different functions parameters. + */ + +/** + * @brief Macros used by the assert function in order to check the clock switching modes. + */ +#define IS_CLK_SWITCHMODE_OK(MODE) (((MODE) == CLK_SWITCHMODE_MANUAL) || ((MODE) == CLK_SWITCHMODE_AUTO)) + +/** + * @brief Macros used by the assert function in order to check the current clock state. + */ +#define IS_CLK_CURRENTCLOCKSTATE_OK(STATE) (((STATE) == CLK_CURRENTCLOCKSTATE_DISABLE) ||\ + ((STATE) == CLK_CURRENTCLOCKSTATE_ENABLE)) + +/** + * @brief Macros used by the assert function in order to check the CSS configuration. + */ +#define IS_CLK_CSSCONFIG_OK(CSSVALUE) (((CSSVALUE) == CLK_CSSCONFIG_ENABLEWITHIT) ||\ + ((CSSVALUE) == CLK_CSSCONFIG_ENABLE) ||\ + ((CSSVALUE) == CLK_CSSCONFIG_DISABLE)) + +/** + * @brief Macros used by the assert function in order to check the different clock sources. + */ +#define IS_CLK_SOURCE_OK(SOURCE) (((SOURCE) == CLK_SOURCE_HSI) ||\ + ((SOURCE) == CLK_SOURCE_LSI) ||\ + ((SOURCE) == CLK_SOURCE_HSE)) + +/** + * @brief Macros used by the assert function in order to check the different HSI trimming values. + */ +#define IS_CLK_HSITRIMVALUE_OK(TRIMVALUE) (((TRIMVALUE) == CLK_HSITRIMVALUE_0) ||\ + ((TRIMVALUE) == CLK_HSITRIMVALUE_1) ||\ + ((TRIMVALUE) == CLK_HSITRIMVALUE_2) ||\ + ((TRIMVALUE) == CLK_HSITRIMVALUE_3) ||\ + ((TRIMVALUE) == CLK_HSITRIMVALUE_4) ||\ + ((TRIMVALUE) == CLK_HSITRIMVALUE_5) ||\ + ((TRIMVALUE) == CLK_HSITRIMVALUE_6) ||\ + ((TRIMVALUE) == CLK_HSITRIMVALUE_7)) + +/** + * @brief Macros used by the assert function in order to check the different clocks to output. + */ +#define IS_CLK_OUTPUT_OK(OUTPUT) (((OUTPUT) == CLK_OUTPUT_HSI) ||\ + ((OUTPUT) == CLK_OUTPUT_HSE) ||\ + ((OUTPUT) == CLK_OUTPUT_LSI) ||\ + ((OUTPUT) == CLK_OUTPUT_CPU) ||\ + ((OUTPUT) == CLK_OUTPUT_CPUDIV2) ||\ + ((OUTPUT) == CLK_OUTPUT_CPUDIV4) ||\ + ((OUTPUT) == CLK_OUTPUT_CPUDIV8) ||\ + ((OUTPUT) == CLK_OUTPUT_CPUDIV16) ||\ + ((OUTPUT) == CLK_OUTPUT_CPUDIV32) ||\ + ((OUTPUT) == CLK_OUTPUT_CPUDIV64) ||\ + ((OUTPUT) == CLK_OUTPUT_HSIRC) ||\ + ((OUTPUT) == CLK_OUTPUT_MASTER) ||\ + ((OUTPUT) == CLK_OUTPUT_OTHERS)) + +/** + * @brief Macros used by the assert function in order to check the different peripheral's clock. + */ +#define IS_CLK_PERIPHERAL_OK(PERIPHERAL) (((PERIPHERAL) == CLK_PERIPHERAL_I2C) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_SPI) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_UART3) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_UART2) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_UART1) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_TIMER4) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_TIMER2) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_TIMER5) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_TIMER6) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_TIMER3) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_TIMER1) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_CAN) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_ADC) ||\ + ((PERIPHERAL) == CLK_PERIPHERAL_AWU)) + +/** + * @brief Macros used by the assert function in order to check the different clock flags. + */ +#define IS_CLK_FLAG_OK(FLAG) (((FLAG) == CLK_FLAG_LSIRDY) ||\ + ((FLAG) == CLK_FLAG_HSIRDY) ||\ + ((FLAG) == CLK_FLAG_HSERDY) ||\ + ((FLAG) == CLK_FLAG_SWIF) ||\ + ((FLAG) == CLK_FLAG_SWBSY) ||\ + ((FLAG) == CLK_FLAG_CSSD) ||\ + ((FLAG) == CLK_FLAG_AUX) ||\ + ((FLAG) == CLK_FLAG_CCOBSY) ||\ + ((FLAG) == CLK_FLAG_CCORDY)) + +/** + * @brief Macros used by the assert function in order to check the different clock IT pending bits. + */ +#define IS_CLK_IT_OK(IT) (((IT) == CLK_IT_CSSD) || ((IT) == CLK_IT_SWIF)) + +/** + * @brief Macros used by the assert function in order to check the different HSI prescaler values. + */ +#define IS_CLK_HSIPRESCALER_OK(PRESCALER) (((PRESCALER) == CLK_PRESCALER_HSIDIV1) ||\ + ((PRESCALER) == CLK_PRESCALER_HSIDIV2) ||\ + ((PRESCALER) == CLK_PRESCALER_HSIDIV4) ||\ + ((PRESCALER) == CLK_PRESCALER_HSIDIV8)) + +/** + * @brief Macros used by the assert function in order to check the different clock prescaler values. + */ +#define IS_CLK_PRESCALER_OK(PRESCALER) (((PRESCALER) == CLK_PRESCALER_HSIDIV1) ||\ + ((PRESCALER) == CLK_PRESCALER_HSIDIV2) ||\ + ((PRESCALER) == CLK_PRESCALER_HSIDIV4) ||\ + ((PRESCALER) == CLK_PRESCALER_HSIDIV8) ||\ + ((PRESCALER) == CLK_PRESCALER_CPUDIV1) ||\ + ((PRESCALER) == CLK_PRESCALER_CPUDIV2) ||\ + ((PRESCALER) == CLK_PRESCALER_CPUDIV4) ||\ + ((PRESCALER) == CLK_PRESCALER_CPUDIV8) ||\ + ((PRESCALER) == CLK_PRESCALER_CPUDIV16) ||\ + ((PRESCALER) == CLK_PRESCALER_CPUDIV32) ||\ + ((PRESCALER) == CLK_PRESCALER_CPUDIV64) ||\ + ((PRESCALER) == CLK_PRESCALER_CPUDIV128)) + +/** + * @brief Macros used by the assert function in order to check the different SWIM dividers values. + */ +#define IS_CLK_SWIMDIVIDER_OK(SWIMDIVIDER) (((SWIMDIVIDER) == CLK_SWIMDIVIDER_2) || ((SWIMDIVIDER) == CLK_SWIMDIVIDER_OTHER)) + +/** + * @} + */ + +/** @addtogroup CLK_Exported_functions + * @{ + */ +void CLK_DeInit(void); +void CLK_HSECmd(FunctionalState NewState); +void CLK_HSICmd(FunctionalState NewState); +void CLK_LSICmd(FunctionalState NewState); +void CLK_CCOCmd(FunctionalState NewState); +void CLK_ClockSwitchCmd(FunctionalState NewState); +void CLK_FastHaltWakeUpCmd(FunctionalState NewState); +void CLK_SlowActiveHaltWakeUpCmd(FunctionalState NewState); +void CLK_PeripheralClockConfig(CLK_Peripheral_TypeDef CLK_Peripheral, FunctionalState NewState); +ErrorStatus CLK_ClockSwitchConfig(CLK_SwitchMode_TypeDef CLK_SwitchMode, CLK_Source_TypeDef CLK_NewClock, FunctionalState ITState, CLK_CurrentClockState_TypeDef CLK_CurrentClockState); +void CLK_HSIPrescalerConfig(CLK_Prescaler_TypeDef HSIPrescaler); +void CLK_CCOConfig(CLK_Output_TypeDef CLK_CCO); +void CLK_ITConfig(CLK_IT_TypeDef CLK_IT, FunctionalState NewState); +void CLK_SYSCLKConfig(CLK_Prescaler_TypeDef CLK_Prescaler); +void CLK_SWIMConfig(CLK_SWIMDivider_TypeDef CLK_SWIMDivider); +void CLK_ClockSecuritySystemEnable(void); +void CLK_SYSCLKEmergencyClear(void); +void CLK_AdjustHSICalibrationValue(CLK_HSITrimValue_TypeDef CLK_HSICalibrationValue); +uint32_t CLK_GetClockFreq(void); +CLK_Source_TypeDef CLK_GetSYSCLKSource(void); +FlagStatus CLK_GetFlagStatus(CLK_Flag_TypeDef CLK_FLAG); +ITStatus CLK_GetITStatus(CLK_IT_TypeDef CLK_IT); +void CLK_ClearITPendingBit(CLK_IT_TypeDef CLK_IT); + +/** + * @} + */ +#endif /* __STM8S_CLK_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_exti.h b/LOCK_STM8_BF/lib/inc/stm8s_exti.h new file mode 100644 index 0000000..6522bbd --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_exti.h @@ -0,0 +1,134 @@ +/** + ****************************************************************************** + * @file stm8s_exti.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the EXTI peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_EXTI_H +#define __STM8S_EXTI_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup EXTI_Exported_Types + * @{ + */ + +/** + * @brief EXTI Sensitivity values for PORTA to PORTE + */ +typedef enum { + EXTI_SENSITIVITY_FALL_LOW = (uint8_t)0x00, /*!< Interrupt on Falling edge and Low level */ + EXTI_SENSITIVITY_RISE_ONLY = (uint8_t)0x01, /*!< Interrupt on Rising edge only */ + EXTI_SENSITIVITY_FALL_ONLY = (uint8_t)0x02, /*!< Interrupt on Falling edge only */ + EXTI_SENSITIVITY_RISE_FALL = (uint8_t)0x03 /*!< Interrupt on Rising and Falling edges */ +} EXTI_Sensitivity_TypeDef; + +/** + * @brief EXTI Sensitivity values for TLI + */ +typedef enum { + EXTI_TLISENSITIVITY_FALL_ONLY = (uint8_t)0x00, /*!< Top Level Interrupt on Falling edge only */ + EXTI_TLISENSITIVITY_RISE_ONLY = (uint8_t)0x04 /*!< Top Level Interrupt on Rising edge only */ +} EXTI_TLISensitivity_TypeDef; + +/** + * @brief EXTI PortNum possible values + */ +typedef enum { + EXTI_PORT_GPIOA = (uint8_t)0x00, /*!< GPIO Port A */ + EXTI_PORT_GPIOB = (uint8_t)0x01, /*!< GPIO Port B */ + EXTI_PORT_GPIOC = (uint8_t)0x02, /*!< GPIO Port C */ + EXTI_PORT_GPIOD = (uint8_t)0x03, /*!< GPIO Port D */ + EXTI_PORT_GPIOE = (uint8_t)0x04 /*!< GPIO Port E */ +} EXTI_Port_TypeDef; + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup EXTI_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function in order to check the different sensitivity values for PORTA to PORTE. + */ +#define IS_EXTI_SENSITIVITY_OK(SensitivityValue) \ + (((SensitivityValue) == EXTI_SENSITIVITY_FALL_LOW) || \ + ((SensitivityValue) == EXTI_SENSITIVITY_RISE_ONLY) || \ + ((SensitivityValue) == EXTI_SENSITIVITY_FALL_ONLY) || \ + ((SensitivityValue) == EXTI_SENSITIVITY_RISE_FALL)) + +/** + * @brief Macro used by the assert function in order to check the different sensitivity values for TLI. + */ +#define IS_EXTI_TLISENSITIVITY_OK(SensitivityValue) \ + (((SensitivityValue) == EXTI_TLISENSITIVITY_FALL_ONLY) || \ + ((SensitivityValue) == EXTI_TLISENSITIVITY_RISE_ONLY)) + +/** + * @brief Macro used by the assert function in order to check the different Port values + */ +#define IS_EXTI_PORT_OK(PORT) \ + (((PORT) == EXTI_PORT_GPIOA) ||\ + ((PORT) == EXTI_PORT_GPIOB) ||\ + ((PORT) == EXTI_PORT_GPIOC) ||\ + ((PORT) == EXTI_PORT_GPIOD) ||\ + ((PORT) == EXTI_PORT_GPIOE)) + +/** + * @brief Macro used by the assert function in order to check the different values of the EXTI PinMask + */ +#define IS_EXTI_PINMASK_OK(PinMask) ((((PinMask) & (uint8_t)0x00) == (uint8_t)0x00) && ((PinMask) != (uint8_t)0x00)) + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ + +/** @addtogroup EXTI_Exported_Functions + * @{ + */ + +void EXTI_DeInit(void); +void EXTI_SetExtIntSensitivity(EXTI_Port_TypeDef Port, EXTI_Sensitivity_TypeDef SensitivityValue); +void EXTI_SetTLISensitivity(EXTI_TLISensitivity_TypeDef SensitivityValue); +EXTI_Sensitivity_TypeDef EXTI_GetExtIntSensitivity(EXTI_Port_TypeDef Port); +EXTI_TLISensitivity_TypeDef EXTI_GetTLISensitivity(void); + +/** + * @} + */ + +#endif /* __STM8S_EXTI_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_flash.h b/LOCK_STM8_BF/lib/inc/stm8s_flash.h new file mode 100644 index 0000000..f36e985 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_flash.h @@ -0,0 +1,300 @@ +/** + ****************************************************************************** + * @file stm8s_flash.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the FLASH peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_FLASH_H +#define __STM8S_FLASH_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/* Exported constants --------------------------------------------------------*/ + +/** @addtogroup FLASH_Exported_Constants + * @{ + */ + +#define FLASH_PROG_START_PHYSICAL_ADDRESS ((uint32_t)0x008000) /*!< Program memory: start address */ + +#if defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined (STM8AF52Ax) || defined (STM8AF62Ax) + #define FLASH_PROG_END_PHYSICAL_ADDRESS ((uint32_t)0x027FFF) /*!< Program memory: end address */ + #define FLASH_PROG_BLOCKS_NUMBER ((uint16_t)1024) /*!< Program memory: total number of blocks */ + #define FLASH_DATA_START_PHYSICAL_ADDRESS ((uint32_t)0x004000) /*!< Data EEPROM memory: start address */ + #define FLASH_DATA_END_PHYSICAL_ADDRESS ((uint32_t)0x0047FF) /*!< Data EEPROM memory: end address */ + #define FLASH_DATA_BLOCKS_NUMBER ((uint16_t)16) /*!< Data EEPROM memory: total number of blocks */ + #define FLASH_BLOCK_SIZE ((uint8_t)128) /*!< Number of bytes in a block (common for Program and Data memories) */ +#endif /* STM8S208, STM8S207, STM8S007, STM8AF52Ax, STM8AF62Ax */ + +#if defined(STM8S105) || defined(STM8S005) || defined(STM8AF626x) + #define FLASH_PROG_END_PHYSICAL_ADDRESS ((uint32_t)0xFFFF) /*!< Program memory: end address */ + #define FLASH_PROG_BLOCKS_NUMBER ((uint16_t)256) /*!< Program memory: total number of blocks */ + #define FLASH_DATA_START_PHYSICAL_ADDRESS ((uint32_t)0x004000) /*!< Data EEPROM memory: start address */ + #define FLASH_DATA_END_PHYSICAL_ADDRESS ((uint32_t)0x0043FF) /*!< Data EEPROM memory: end address */ + #define FLASH_DATA_BLOCKS_NUMBER ((uint16_t)8) /*!< Data EEPROM memory: total number of blocks */ + #define FLASH_BLOCK_SIZE ((uint8_t)128) /*!< Number of bytes in a block (common for Program and Data memories) */ +#endif /* STM8S105 or STM8AF626x */ + +#if defined(STM8S103) || defined(STM8S003) || defined(STM8S903) || defined(STM8AF622x) + #define FLASH_PROG_END_PHYSICAL_ADDRESS ((uint32_t)0x9FFF) /*!< Program memory: end address */ + #define FLASH_PROG_BLOCKS_NUMBER ((uint16_t)128) /*!< Program memory: total number of blocks */ + #define FLASH_DATA_START_PHYSICAL_ADDRESS ((uint32_t)0x004000) /*!< Data EEPROM memory: start address */ + #define FLASH_DATA_END_PHYSICAL_ADDRESS ((uint32_t)0x00427F) /*!< Data EEPROM memory: end address */ + #define FLASH_DATA_BLOCKS_NUMBER ((uint16_t)10) /*!< Data EEPROM memory: total number of blocks */ + #define FLASH_BLOCK_SIZE ((uint8_t)64) /*!< Number of bytes in a block (common for Program and Data memories) */ +#endif /* STM8S103 or STM8S003 or STM8S903 or STM8AF622x*/ + +#define FLASH_RASS_KEY1 ((uint8_t)0x56) /*!< First RASS key */ +#define FLASH_RASS_KEY2 ((uint8_t)0xAE) /*!< Second RASS key */ + +#define OPTION_BYTE_START_PHYSICAL_ADDRESS ((uint16_t)0x4800) +#define OPTION_BYTE_END_PHYSICAL_ADDRESS ((uint16_t)0x487F) +#define FLASH_OPTIONBYTE_ERROR ((uint16_t)0x5555) /*!< Error code option byte + (if value read is not equal to complement value read) */ +/** + * @} + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup FLASH_Exported_Types + * @{ + */ + +/** + * @brief FLASH Memory types + */ +typedef enum { + FLASH_MEMTYPE_PROG = (uint8_t)0xFD, /*!< Program memory */ + FLASH_MEMTYPE_DATA = (uint8_t)0xF7 /*!< Data EEPROM memory */ +} FLASH_MemType_TypeDef; + +/** + * @brief FLASH programming modes + */ +typedef enum { + FLASH_PROGRAMMODE_STANDARD = (uint8_t)0x00, /*!< Standard programming mode */ + FLASH_PROGRAMMODE_FAST = (uint8_t)0x10 /*!< Fast programming mode */ +} FLASH_ProgramMode_TypeDef; + +/** + * @brief FLASH fixed programming time + */ +typedef enum { + FLASH_PROGRAMTIME_STANDARD = (uint8_t)0x00, /*!< Standard programming time fixed at 1/2 tprog */ + FLASH_PROGRAMTIME_TPROG = (uint8_t)0x01 /*!< Programming time fixed at tprog */ +} FLASH_ProgramTime_TypeDef; + +/** + * @brief FLASH Low Power mode select + */ +typedef enum { + FLASH_LPMODE_POWERDOWN = (uint8_t)0x04, /*!< HALT: Power-Down / ACTIVE-HALT: Power-Down */ + FLASH_LPMODE_STANDBY = (uint8_t)0x08, /*!< HALT: Standby / ACTIVE-HALT: Standby */ + FLASH_LPMODE_POWERDOWN_STANDBY = (uint8_t)0x00, /*!< HALT: Power-Down / ACTIVE-HALT: Standby */ + FLASH_LPMODE_STANDBY_POWERDOWN = (uint8_t)0x0C /*!< HALT: Standby / ACTIVE-HALT: Power-Down */ +} +FLASH_LPMode_TypeDef; + +/** + * @brief FLASH status of the last operation + */ +typedef enum { +#if defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8S105) || \ + defined(STM8S005) || defined (STM8AF52Ax) || defined (STM8AF62Ax) || defined(STM8AF626x) + FLASH_STATUS_END_HIGH_VOLTAGE = (uint8_t)0x40, /*!< End of high voltage */ +#endif /* STM8S208, STM8S207, STM8S105, STM8AF62Ax, STM8AF52Ax, STM8AF626x */ + FLASH_STATUS_SUCCESSFUL_OPERATION = (uint8_t)0x04, /*!< End of operation flag */ + FLASH_STATUS_TIMEOUT = (uint8_t)0x02, /*!< Time out error */ + FLASH_STATUS_WRITE_PROTECTION_ERROR = (uint8_t)0x01 /*!< Write attempted to protected page */ +} FLASH_Status_TypeDef; + +/** + * @brief FLASH flags definition + * - Warning : FLAG value = mapping position register + */ +typedef enum { +#if defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8S105) || \ + defined(STM8S005) || defined (STM8AF52Ax) || defined (STM8AF62Ax) || defined(STM8AF626x) + FLASH_FLAG_HVOFF = (uint8_t)0x40, /*!< End of high voltage flag */ +#endif /* STM8S208, STM8S207, STM8S105, STM8AF62Ax, STM8AF52Ax, STM8AF626x */ + FLASH_FLAG_DUL = (uint8_t)0x08, /*!< Data EEPROM unlocked flag */ + FLASH_FLAG_EOP = (uint8_t)0x04, /*!< End of programming (write or erase operation) flag */ + FLASH_FLAG_PUL = (uint8_t)0x02, /*!< Flash Program memory unlocked flag */ + FLASH_FLAG_WR_PG_DIS = (uint8_t)0x01 /*!< Write attempted to protected page flag */ +} FLASH_Flag_TypeDef; + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/** + * @brief Macros used by the assert function in order to check the different functions parameters. + * @addtogroup FLASH_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function in order to check the different sensitivity values for the flash program Address + */ + +#define IS_FLASH_PROG_ADDRESS_OK(ADDRESS) (((ADDRESS) >= FLASH_PROG_START_PHYSICAL_ADDRESS) && \ + ((ADDRESS) <= FLASH_PROG_END_PHYSICAL_ADDRESS)) + +/** + * @brief Macro used by the assert function in order to check the different sensitivity values for the data eeprom Address + */ + +#define IS_FLASH_DATA_ADDRESS_OK(ADDRESS) (((ADDRESS) >= FLASH_DATA_START_PHYSICAL_ADDRESS) && \ + ((ADDRESS) <= FLASH_DATA_END_PHYSICAL_ADDRESS)) + +/** + * @brief Macro used by the assert function in order to check the different sensitivity values for the data eeprom and flash program Address + */ +#define IS_FLASH_ADDRESS_OK(ADDRESS)((((ADDRESS) >= FLASH_PROG_START_PHYSICAL_ADDRESS) && ((ADDRESS) <= FLASH_PROG_END_PHYSICAL_ADDRESS)) || \ + (((ADDRESS) >= FLASH_DATA_START_PHYSICAL_ADDRESS) && ((ADDRESS) <= FLASH_DATA_END_PHYSICAL_ADDRESS))) + +/** + * @brief Macro used by the assert function in order to check the different sensitivity values for the flash program Block number + */ +#define IS_FLASH_PROG_BLOCK_NUMBER_OK(BLOCKNUM) ((BLOCKNUM) < FLASH_PROG_BLOCKS_NUMBER) + +/** + * @brief Macro used by the assert function in order to check the different sensitivity values for the data eeprom Block number + */ +#define IS_FLASH_DATA_BLOCK_NUMBER_OK(BLOCKNUM) ((BLOCKNUM) < FLASH_DATA_BLOCKS_NUMBER) + +/** + * @brief Macro used by the assert function in order to check the different sensitivity values for the flash memory type + */ + +#define IS_MEMORY_TYPE_OK(MEMTYPE) (((MEMTYPE) == FLASH_MEMTYPE_PROG) || \ + ((MEMTYPE) == FLASH_MEMTYPE_DATA)) + +/** + * @brief Macro used by the assert function in order to check the different sensitivity values for the flash program mode + */ + +#define IS_FLASH_PROGRAM_MODE_OK(MODE) (((MODE) == FLASH_PROGRAMMODE_STANDARD) || \ + ((MODE) == FLASH_PROGRAMMODE_FAST)) + +/** + * @brief Macro used by the assert function in order to check the program time mode + */ + +#define IS_FLASH_PROGRAM_TIME_OK(TIME) (((TIME) == FLASH_PROGRAMTIME_STANDARD) || \ + ((TIME) == FLASH_PROGRAMTIME_TPROG)) + +/** + * @brief Macro used by the assert function in order to check the different + * sensitivity values for the low power mode + */ + +#define IS_FLASH_LOW_POWER_MODE_OK(LPMODE) (((LPMODE) == FLASH_LPMODE_POWERDOWN) || \ + ((LPMODE) == FLASH_LPMODE_STANDBY) || \ + ((LPMODE) == FLASH_LPMODE_POWERDOWN_STANDBY) || \ + ((LPMODE) == FLASH_LPMODE_STANDBY_POWERDOWN)) + +/** + * @brief Macro used by the assert function in order to check the different + * sensitivity values for the option bytes Address + */ +#define IS_OPTION_BYTE_ADDRESS_OK(ADDRESS) (((ADDRESS) >= OPTION_BYTE_START_PHYSICAL_ADDRESS) && \ + ((ADDRESS) <= OPTION_BYTE_END_PHYSICAL_ADDRESS)) + + +/** + * @brief Macro used by the assert function in order to check the different flags values + */ +#if defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8S105) || \ + defined(STM8S005) || defined (STM8AF52Ax) || defined (STM8AF62Ax) || defined(STM8AF626x) + #define IS_FLASH_FLAGS_OK(FLAG) (((FLAG) == FLASH_FLAG_HVOFF) || \ + ((FLAG) == FLASH_FLAG_DUL) || \ + ((FLAG) == FLASH_FLAG_EOP) || \ + ((FLAG) == FLASH_FLAG_PUL) || \ + ((FLAG) == FLASH_FLAG_WR_PG_DIS)) +#else /* STM8S103, STM8S903, STM8AF622x */ + #define IS_FLASH_FLAGS_OK(FLAG) (((FLAG) == FLASH_FLAG_DUL) || \ + ((FLAG) == FLASH_FLAG_EOP) || \ + ((FLAG) == FLASH_FLAG_PUL) || \ + ((FLAG) == FLASH_FLAG_WR_PG_DIS)) +#endif /* STM8S208, STM8S207, STM8S105, STM8AF62Ax, STM8AF52Ax, STM8AF626x */ +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ + +/** @addtogroup FLASH_Exported_Functions + * @{ + */ +void FLASH_Unlock(FLASH_MemType_TypeDef FLASH_MemType); +void FLASH_Lock(FLASH_MemType_TypeDef FLASH_MemType); +void FLASH_DeInit(void); +void FLASH_ITConfig(FunctionalState NewState); +void FLASH_EraseByte(uint32_t Address); +void FLASH_ProgramByte(uint32_t Address, uint8_t Data); +uint8_t FLASH_ReadByte(uint32_t Address); +void FLASH_ProgramWord(uint32_t Address, uint32_t Data); +uint16_t FLASH_ReadOptionByte(uint16_t Address); +void FLASH_ProgramOptionByte(uint16_t Address, uint8_t Data); +void FLASH_EraseOptionByte(uint16_t Address); +void FLASH_SetLowPowerMode(FLASH_LPMode_TypeDef FLASH_LPMode); +void FLASH_SetProgrammingTime(FLASH_ProgramTime_TypeDef FLASH_ProgTime); +FLASH_LPMode_TypeDef FLASH_GetLowPowerMode(void); +FLASH_ProgramTime_TypeDef FLASH_GetProgrammingTime(void); +uint32_t FLASH_GetBootSize(void); +FlagStatus FLASH_GetFlagStatus(FLASH_Flag_TypeDef FLASH_FLAG); + +/** +@code + All the functions declared below must be executed from RAM exclusively, except + for the FLASH_WaitForLastOperation function which can be executed from Flash. + + Steps of the execution from RAM differs from one toolchain to another. + for more details refer to stm8s_flash.c file. + + To enable execution from RAM you can either uncomment the following define + in the stm8s.h file or define it in your toolchain compiler preprocessor + - #define RAM_EXECUTION (1) + +@endcode +*/ +IN_RAM(void FLASH_EraseBlock(uint16_t BlockNum, FLASH_MemType_TypeDef FLASH_MemType)); +IN_RAM(void FLASH_ProgramBlock(uint16_t BlockNum, FLASH_MemType_TypeDef FLASH_MemType, + FLASH_ProgramMode_TypeDef FLASH_ProgMode, uint8_t *Buffer)); +IN_RAM(FLASH_Status_TypeDef FLASH_WaitForLastOperation(FLASH_MemType_TypeDef FLASH_MemType)); + +/** + * @} + */ + +#endif /*__STM8S_FLASH_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_gpio.h b/LOCK_STM8_BF/lib/inc/stm8s_gpio.h new file mode 100644 index 0000000..9aba121 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_gpio.h @@ -0,0 +1,156 @@ +/** + ****************************************************************************** + * @file stm8s_gpio.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the GPIO peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_GPIO_H +#define __STM8S_GPIO_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/* Exported variables ------------------------------------------------------- */ +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup GPIO_Exported_Types + * @{ + */ + +/** + * @brief GPIO modes + * + * Bits definitions: + * - Bit 7: 0 = INPUT mode + * 1 = OUTPUT mode + * 1 = PULL-UP (input) or PUSH-PULL (output) + * - Bit 5: 0 = No external interrupt (input) or No slope control (output) + * 1 = External interrupt (input) or Slow control enabled (output) + * - Bit 4: 0 = Low level (output) + * 1 = High level (output push-pull) or HI-Z (output open-drain) + */ +typedef enum +{ + GPIO_MODE_IN_FL_NO_IT = (uint8_t)0x00, /*!< Input floating, no external interrupt */ + GPIO_MODE_IN_PU_NO_IT = (uint8_t)0x40, /*!< Input pull-up, no external interrupt */ + GPIO_MODE_IN_FL_IT = (uint8_t)0x20, /*!< Input floating, external interrupt */ + GPIO_MODE_IN_PU_IT = (uint8_t)0x60, /*!< Input pull-up, external interrupt */ + GPIO_MODE_OUT_OD_LOW_FAST = (uint8_t)0xA0, /*!< Output open-drain, low level, 10MHz */ + GPIO_MODE_OUT_PP_LOW_FAST = (uint8_t)0xE0, /*!< Output push-pull, low level, 10MHz */ + GPIO_MODE_OUT_OD_LOW_SLOW = (uint8_t)0x80, /*!< Output open-drain, low level, 2MHz */ + GPIO_MODE_OUT_PP_LOW_SLOW = (uint8_t)0xC0, /*!< Output push-pull, low level, 2MHz */ + GPIO_MODE_OUT_OD_HIZ_FAST = (uint8_t)0xB0, /*!< Output open-drain, high-impedance level,10MHz */ + GPIO_MODE_OUT_PP_HIGH_FAST = (uint8_t)0xF0, /*!< Output push-pull, high level, 10MHz */ + GPIO_MODE_OUT_OD_HIZ_SLOW = (uint8_t)0x90, /*!< Output open-drain, high-impedance level, 2MHz */ + GPIO_MODE_OUT_PP_HIGH_SLOW = (uint8_t)0xD0 /*!< Output push-pull, high level, 2MHz */ +}GPIO_Mode_TypeDef; + +/** + * @brief Definition of the GPIO pins. Used by the @ref GPIO_Init function in + * order to select the pins to be initialized. + */ + +typedef enum +{ + GPIO_PIN_0 = ((uint8_t)0x01), /*!< Pin 0 selected */ + GPIO_PIN_1 = ((uint8_t)0x02), /*!< Pin 1 selected */ + GPIO_PIN_2 = ((uint8_t)0x04), /*!< Pin 2 selected */ + GPIO_PIN_3 = ((uint8_t)0x08), /*!< Pin 3 selected */ + GPIO_PIN_4 = ((uint8_t)0x10), /*!< Pin 4 selected */ + GPIO_PIN_5 = ((uint8_t)0x20), /*!< Pin 5 selected */ + GPIO_PIN_6 = ((uint8_t)0x40), /*!< Pin 6 selected */ + GPIO_PIN_7 = ((uint8_t)0x80), /*!< Pin 7 selected */ + GPIO_PIN_LNIB = ((uint8_t)0x0F), /*!< Low nibble pins selected */ + GPIO_PIN_HNIB = ((uint8_t)0xF0), /*!< High nibble pins selected */ + GPIO_PIN_ALL = ((uint8_t)0xFF) /*!< All pins selected */ +}GPIO_Pin_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup GPIO_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function to check the different functions parameters. + */ + +/** + * @brief Macro used by the assert function in order to check the different + * values of GPIOMode_TypeDef. + */ +#define IS_GPIO_MODE_OK(MODE) \ + (((MODE) == GPIO_MODE_IN_FL_NO_IT) || \ + ((MODE) == GPIO_MODE_IN_PU_NO_IT) || \ + ((MODE) == GPIO_MODE_IN_FL_IT) || \ + ((MODE) == GPIO_MODE_IN_PU_IT) || \ + ((MODE) == GPIO_MODE_OUT_OD_LOW_FAST) || \ + ((MODE) == GPIO_MODE_OUT_PP_LOW_FAST) || \ + ((MODE) == GPIO_MODE_OUT_OD_LOW_SLOW) || \ + ((MODE) == GPIO_MODE_OUT_PP_LOW_SLOW) || \ + ((MODE) == GPIO_MODE_OUT_OD_HIZ_FAST) || \ + ((MODE) == GPIO_MODE_OUT_PP_HIGH_FAST) || \ + ((MODE) == GPIO_MODE_OUT_OD_HIZ_SLOW) || \ + ((MODE) == GPIO_MODE_OUT_PP_HIGH_SLOW)) + +/** + * @brief Macro used by the assert function in order to check the different + * values of GPIO_Pins. + */ +#define IS_GPIO_PIN_OK(PIN) ((PIN) != (uint8_t)0x00) + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ +/** @addtogroup GPIO_Exported_Functions + * @{ + */ + +void GPIO_DeInit(GPIO_TypeDef* GPIOx); +void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef GPIO_Pin, GPIO_Mode_TypeDef GPIO_Mode); +void GPIO_Write(GPIO_TypeDef* GPIOx, uint8_t PortVal); +void GPIO_WriteHigh(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef PortPins); +void GPIO_WriteLow(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef PortPins); +void GPIO_WriteReverse(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef PortPins); +uint8_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx); +uint8_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx); +BitStatus GPIO_ReadInputPin(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef GPIO_Pin); +void GPIO_ExternalPullUpConfig(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef GPIO_Pin, FunctionalState NewState); +/** + * @} + */ + +#endif /* __STM8L_GPIO_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_i2c.h b/LOCK_STM8_BF/lib/inc/stm8s_i2c.h new file mode 100644 index 0000000..eb05487 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_i2c.h @@ -0,0 +1,632 @@ +/** + ****************************************************************************** + * @file stm8s_i2c.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the I2C peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_I2C_H +#define __STM8S_I2C_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup I2C_Exported_Types + * @{ + */ + +/** + * @brief I2C duty cycle (fast mode only) + */ +typedef enum +{ + I2C_DUTYCYCLE_2 = (uint8_t)0x00, /*!< Fast mode Tlow/THigh = 2 */ + I2C_DUTYCYCLE_16_9 = (uint8_t)0x40 /*!< Fast mode Tlow/Thigh = 16/9 */ +} I2C_DutyCycle_TypeDef; + +/** + * @brief I2C Acknowledgement configuration + */ +typedef enum +{ + I2C_ACK_NONE = (uint8_t)0x00, /*!< No acknowledge */ + I2C_ACK_CURR = (uint8_t)0x01, /*!< Acknowledge on the current byte */ + I2C_ACK_NEXT = (uint8_t)0x02 /*!< Acknowledge on the next byte */ +} I2C_Ack_TypeDef; + +/** + * @brief I2C Addressing Mode (slave mode only) + */ +typedef enum +{ + I2C_ADDMODE_7BIT = (uint8_t)0x00, /*!< 7-bit slave address (10-bit address not acknowledged) */ + I2C_ADDMODE_10BIT = (uint8_t)0x80 /*!< 10-bit slave address (7-bit address not acknowledged) */ +} I2C_AddMode_TypeDef; + +/** + * @brief I2C Interrupt sources + * Warning: the values correspond to the bit position in the ITR register + */ +typedef enum +{ + I2C_IT_ERR = (uint8_t)0x01, /*!< Error Interruption */ + I2C_IT_EVT = (uint8_t)0x02, /*!< Event Interruption */ + I2C_IT_BUF = (uint8_t)0x04 /*!< Buffer Interruption */ +} I2C_IT_TypeDef; + +/** + * @brief I2C transfer direction + * Warning: the values correspond to the ADD0 bit position in the OARL register + */ +typedef enum +{ + I2C_DIRECTION_TX = (uint8_t)0x00, /*!< Transmission direction */ + I2C_DIRECTION_RX = (uint8_t)0x01 /*!< Reception direction */ +} I2C_Direction_TypeDef; + +/** + * @brief I2C Flags + * @brief Elements values convention: 0xXXYY + * X = SRx registers index + * X = 1 : SR1 + * X = 2 : SR2 + * X = 3 : SR3 + * Y = Flag mask in the register + */ + +typedef enum +{ + /* SR1 register flags */ + I2C_FLAG_TXEMPTY = (uint16_t)0x0180, /*!< Transmit Data Register Empty flag */ + I2C_FLAG_RXNOTEMPTY = (uint16_t)0x0140, /*!< Read Data Register Not Empty flag */ + I2C_FLAG_STOPDETECTION = (uint16_t)0x0110, /*!< Stop detected flag */ + I2C_FLAG_HEADERSENT = (uint16_t)0x0108, /*!< 10-bit Header sent flag */ + I2C_FLAG_TRANSFERFINISHED = (uint16_t)0x0104, /*!< Data Byte Transfer Finished flag */ + I2C_FLAG_ADDRESSSENTMATCHED = (uint16_t)0x0102, /*!< Address Sent/Matched (master/slave) flag */ + I2C_FLAG_STARTDETECTION = (uint16_t)0x0101, /*!< Start bit sent flag */ + + /* SR2 register flags */ + I2C_FLAG_WAKEUPFROMHALT = (uint16_t)0x0220, /*!< Wake Up From Halt Flag */ + I2C_FLAG_OVERRUNUNDERRUN = (uint16_t)0x0208, /*!< Overrun/Underrun flag */ + I2C_FLAG_ACKNOWLEDGEFAILURE = (uint16_t)0x0204, /*!< Acknowledge Failure Flag */ + I2C_FLAG_ARBITRATIONLOSS = (uint16_t)0x0202, /*!< Arbitration Loss Flag */ + I2C_FLAG_BUSERROR = (uint16_t)0x0201, /*!< Misplaced Start or Stop condition */ + + /* SR3 register flags */ + I2C_FLAG_GENERALCALL = (uint16_t)0x0310, /*!< General Call header received Flag */ + I2C_FLAG_TRANSMITTERRECEIVER = (uint16_t)0x0304, /*!< Transmitter Receiver Flag */ + I2C_FLAG_BUSBUSY = (uint16_t)0x0302, /*!< Bus Busy Flag */ + I2C_FLAG_MASTERSLAVE = (uint16_t)0x0301 /*!< Master Slave Flag */ +} I2C_Flag_TypeDef; + +/** + * @brief I2C Pending bits + * Elements values convention: 0xXYZZ + * X = SRx registers index + * X = 1 : SR1 + * X = 2 : SR2 + * Y = Position of the corresponding Interrupt + * ZZ = flag mask in the dedicated register(X register) + */ + +typedef enum +{ + /* SR1 register flags */ + I2C_ITPENDINGBIT_TXEMPTY = (uint16_t)0x1680, /*!< Transmit Data Register Empty */ + I2C_ITPENDINGBIT_RXNOTEMPTY = (uint16_t)0x1640, /*!< Read Data Register Not Empty */ + I2C_ITPENDINGBIT_STOPDETECTION = (uint16_t)0x1210, /*!< Stop detected */ + I2C_ITPENDINGBIT_HEADERSENT = (uint16_t)0x1208, /*!< 10-bit Header sent */ + I2C_ITPENDINGBIT_TRANSFERFINISHED = (uint16_t)0x1204, /*!< Data Byte Transfer Finished */ + I2C_ITPENDINGBIT_ADDRESSSENTMATCHED = (uint16_t)0x1202, /*!< Address Sent/Matched (master/slave) */ + I2C_ITPENDINGBIT_STARTDETECTION = (uint16_t)0x1201, /*!< Start bit sent */ + + /* SR2 register flags */ + I2C_ITPENDINGBIT_WAKEUPFROMHALT = (uint16_t)0x2220, /*!< Wake Up From Halt */ + I2C_ITPENDINGBIT_OVERRUNUNDERRUN = (uint16_t)0x2108, /*!< Overrun/Underrun */ + I2C_ITPENDINGBIT_ACKNOWLEDGEFAILURE = (uint16_t)0x2104, /*!< Acknowledge Failure */ + I2C_ITPENDINGBIT_ARBITRATIONLOSS = (uint16_t)0x2102, /*!< Arbitration Loss */ + I2C_ITPENDINGBIT_BUSERROR = (uint16_t)0x2101 /*!< Misplaced Start or Stop condition */ +} I2C_ITPendingBit_TypeDef; + +/** + * @brief I2C possible events + * Values convention: 0xXXYY + * XX = Event SR3 corresponding value + * YY = Event SR1 corresponding value + * @note if Event = EV3_2 the rule above does not apply + * YY = Event SR2 corresponding value + */ + +typedef enum +{ + /*======================================== + + I2C Master Events (Events grouped in order of communication) + ==========================================*/ + /** + * @brief Communication start + * + * After sending the START condition (I2C_GenerateSTART() function) the master + * has to wait for this event. It means that the Start condition has been correctly + * released on the I2C bus (the bus is free, no other devices is communicating). + * + */ + /* --EV5 */ + I2C_EVENT_MASTER_MODE_SELECT = (uint16_t)0x0301, /*!< BUSY, MSL and SB flag */ + + /** + * @brief Address Acknowledge + * + * After checking on EV5 (start condition correctly released on the bus), the + * master sends the address of the slave(s) with which it will communicate + * (I2C_Send7bitAddress() function, it also determines the direction of the communication: + * Master transmitter or Receiver). + * Then the master has to wait that a slave acknowledges his address. + * If an acknowledge is sent on the bus, one of the following events will + * be set: + * + * 1) In case of Master Receiver (7-bit addressing): + * the I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED event is set. + * + * 2) In case of Master Transmitter (7-bit addressing): + * the I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED is set + * + * 3) In case of 10-Bit addressing mode, the master (just after generating the START + * and checking on EV5) has to send the header of 10-bit addressing mode (I2C_SendData() + * function). + * Then master should wait on EV9. It means that the 10-bit addressing + * header has been correctly sent on the bus. + * Then master should send the second part of the 10-bit address (LSB) using + * the function I2C_Send7bitAddress(). Then master should wait for event EV6. + * + */ + /* --EV6 */ + I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED = (uint16_t)0x0782, /*!< BUSY, MSL, ADDR, TXE and TRA flags */ + I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED = (uint16_t)0x0302, /*!< BUSY, MSL and ADDR flags */ + /* --EV9 */ + I2C_EVENT_MASTER_MODE_ADDRESS10 = (uint16_t)0x0308, /*!< BUSY, MSL and ADD10 flags */ + + /** + * @brief Communication events + * + * If a communication is established (START condition generated and slave address + * acknowledged) then the master has to check on one of the following events for + * communication procedures: + * + * 1) Master Receiver mode: The master has to wait on the event EV7 then to read + * the data received from the slave (I2C_ReceiveData() function). + * + * 2) Master Transmitter mode: The master has to send data (I2C_SendData() + * function) then to wait on event EV8 or EV8_2. + * These two events are similar: + * - EV8 means that the data has been written in the data register and is + * being shifted out. + * - EV8_2 means that the data has been physically shifted out and output + * on the bus. + * In most cases, using EV8 is sufficient for the application. + * Using EV8_2 leads to a slower communication but ensures more reliable test. + * EV8_2 is also more suitable than EV8 for testing on the last data transmission + * (before Stop condition generation). + * + * @note In case the user software does not guarantee that this event EV7 is + * managed before the current byte end of transfer, then user may check on EV7 + * and BTF flag at the same time (ie. (I2C_EVENT_MASTER_BYTE_RECEIVED | I2C_FLAG_BTF)). + * In this case the communication may be slower. + * + */ + /* Master RECEIVER mode -----------------------------*/ + /* --EV7 */ + I2C_EVENT_MASTER_BYTE_RECEIVED = (uint16_t)0x0340, /*!< BUSY, MSL and RXNE flags */ + + /* Master TRANSMITTER mode --------------------------*/ + /* --EV8 */ + I2C_EVENT_MASTER_BYTE_TRANSMITTING = (uint16_t)0x0780, /*!< TRA, BUSY, MSL, TXE flags */ + /* --EV8_2 */ + + I2C_EVENT_MASTER_BYTE_TRANSMITTED = (uint16_t)0x0784, /*!< EV8_2: TRA, BUSY, MSL, TXE and BTF flags */ + + + /*======================================== + + I2C Slave Events (Events grouped in order of communication) + ==========================================*/ + + /** + * @brief Communication start events + * + * Wait on one of these events at the start of the communication. It means that + * the I2C peripheral detected a Start condition on the bus (generated by master + * device) followed by the peripheral address. + * The peripheral generates an ACK condition on the bus (if the acknowledge + * feature is enabled through function I2C_AcknowledgeConfig()) and the events + * listed above are set : + * + * 1) In normal case (only one address managed by the slave), when the address + * sent by the master matches the own address of the peripheral (configured by + * I2C_OwnAddress1 field) the I2C_EVENT_SLAVE_XXX_ADDRESS_MATCHED event is set + * (where XXX could be TRANSMITTER or RECEIVER). + * + * 2) In case the address sent by the master is General Call (address 0x00) and + * if the General Call is enabled for the peripheral (using function I2C_GeneralCallCmd()) + * the following event is set I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED. + * + */ + + /* --EV1 (all the events below are variants of EV1) */ + /* 1) Case of One Single Address managed by the slave */ + I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED = (uint16_t)0x0202, /*!< BUSY and ADDR flags */ + I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED = (uint16_t)0x0682, /*!< TRA, BUSY, TXE and ADDR flags */ + + /* 2) Case of General Call enabled for the slave */ + I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED = (uint16_t)0x1200, /*!< EV2: GENCALL and BUSY flags */ + + /** + * @brief Communication events + * + * Wait on one of these events when EV1 has already been checked : + * + * - Slave RECEIVER mode: + * - EV2: When the application is expecting a data byte to be received. + * - EV4: When the application is expecting the end of the communication: + * master sends a stop condition and data transmission is stopped. + * + * - Slave Transmitter mode: + * - EV3: When a byte has been transmitted by the slave and the application + * is expecting the end of the byte transmission. + * The two events I2C_EVENT_SLAVE_BYTE_TRANSMITTED and I2C_EVENT_SLAVE_BYTE_TRANSMITTING + * are similar. The second one can optionally be used when the user software + * doesn't guarantee the EV3 is managed before the current byte end of transfer. + * - EV3_2: When the master sends a NACK in order to tell slave that data transmission + * shall end (before sending the STOP condition). + * In this case slave has to stop sending data bytes and expect a Stop + * condition on the bus. + * + * @note In case the user software does not guarantee that the event EV2 is + * managed before the current byte end of transfer, then user may check on EV2 + * and BTF flag at the same time (ie. (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_BTF)). + * In this case the communication may be slower. + * + */ + /* Slave RECEIVER mode --------------------------*/ + /* --EV2 */ + I2C_EVENT_SLAVE_BYTE_RECEIVED = (uint16_t)0x0240, /*!< BUSY and RXNE flags */ + /* --EV4 */ + I2C_EVENT_SLAVE_STOP_DETECTED = (uint16_t)0x0010, /*!< STOPF flag */ + + /* Slave TRANSMITTER mode -----------------------*/ + /* --EV3 */ + I2C_EVENT_SLAVE_BYTE_TRANSMITTED = (uint16_t)0x0684, /*!< TRA, BUSY, TXE and BTF flags */ + I2C_EVENT_SLAVE_BYTE_TRANSMITTING = (uint16_t)0x0680, /*!< TRA, BUSY and TXE flags */ + /* --EV3_2 */ + I2C_EVENT_SLAVE_ACK_FAILURE = (uint16_t)0x0004 /*!< AF flag */ +} I2C_Event_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @addtogroup I2C_Exported_Constants + * @{ + */ +#define I2C_MAX_STANDARD_FREQ ((uint32_t)100000) +#define I2C_MAX_FAST_FREQ ((uint32_t)400000) +#if defined(STM8S208) || defined(STM8S207) || defined(STM8S007) + #define I2C_MAX_INPUT_FREQ ((uint8_t)24) +#else + #define I2C_MAX_INPUT_FREQ ((uint8_t)16) +#endif + +/** + *@} + */ + +/* Exported macros -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup I2C_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function to check the different functions parameters. + */ + +/** + * @brief Macro used by the assert function to check the different I2C duty cycles. + */ +#define IS_I2C_DUTYCYCLE_OK(DUTY) \ + (((DUTY) == I2C_DUTYCYCLE_2) || \ + ((DUTY) == I2C_DUTYCYCLE_16_9)) + +/** + * @brief Macro used by the assert function to check the different acknowledgement configuration + */ +#define IS_I2C_ACK_OK(ACK) \ + (((ACK) == I2C_ACK_NONE) || \ + ((ACK) == I2C_ACK_CURR) || \ + ((ACK) == I2C_ACK_NEXT)) + +/** + * @brief Macro used by the assert function to check the different I2C addressing modes. + */ +#define IS_I2C_ADDMODE_OK(ADDMODE) \ + (((ADDMODE) == I2C_ADDMODE_7BIT) || \ + ((ADDMODE) == I2C_ADDMODE_10BIT)) + +/** + * @brief Macro used by the assert function to check the different I2C interrupt types. + */ +#define IS_I2C_INTERRUPT_OK(IT) \ + (((IT) == I2C_IT_ERR) || \ + ((IT) == I2C_IT_EVT) || \ + ((IT) == I2C_IT_BUF) || \ + ((IT) == (I2C_IT_ERR | I2C_IT_EVT)) || \ + ((IT) == (I2C_IT_ERR | I2C_IT_BUF)) || \ + ((IT) == (I2C_IT_EVT | I2C_IT_BUF)) || \ + ((IT) == (I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR))) +/** + * @brief Macro used by the assert function to check the different I2C communcation direction. + */ +#define IS_I2C_DIRECTION_OK(DIR) \ + (((DIR) == I2C_DIRECTION_TX) || \ + ((DIR) == I2C_DIRECTION_RX)) + +/** + * @brief Macro used by the assert function to check the different I2C flags. + */ +#define IS_I2C_FLAG_OK(FLAG) \ + (((FLAG) == I2C_FLAG_TXEMPTY) || \ + ((FLAG) == I2C_FLAG_RXNOTEMPTY) || \ + ((FLAG) == I2C_FLAG_STOPDETECTION) || \ + ((FLAG) == I2C_FLAG_HEADERSENT) || \ + ((FLAG) == I2C_FLAG_TRANSFERFINISHED) || \ + ((FLAG) == I2C_FLAG_ADDRESSSENTMATCHED) || \ + ((FLAG) == I2C_FLAG_STARTDETECTION) || \ + ((FLAG) == I2C_FLAG_WAKEUPFROMHALT) || \ + ((FLAG) == I2C_FLAG_OVERRUNUNDERRUN) || \ + ((FLAG) == I2C_FLAG_ACKNOWLEDGEFAILURE) || \ + ((FLAG) == I2C_FLAG_ARBITRATIONLOSS) || \ + ((FLAG) == I2C_FLAG_BUSERROR) || \ + ((FLAG) == I2C_FLAG_GENERALCALL) || \ + ((FLAG) == I2C_FLAG_TRANSMITTERRECEIVER) || \ + ((FLAG) == I2C_FLAG_BUSBUSY) || \ + ((FLAG) == I2C_FLAG_MASTERSLAVE)) +/** + * @brief Macro used by the assert function to check the I2C flags to clear. + */ + +#define IS_I2C_CLEAR_FLAG_OK(FLAG) ((((uint16_t)(FLAG) & (uint16_t)0xFD00) == 0x00) \ + && ((uint16_t)(FLAG) != 0x00)) + +/** + * @brief Macro used by the assert function to check the different I2C possible pending bits. + */ +#define IS_I2C_ITPENDINGBIT_OK(ITPENDINGBIT) \ + (((ITPENDINGBIT) == I2C_ITPENDINGBIT_TXEMPTY) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_RXNOTEMPTY) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_STOPDETECTION) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_HEADERSENT) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_TRANSFERFINISHED) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_ADDRESSSENTMATCHED) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_STARTDETECTION) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_WAKEUPFROMHALT) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_OVERRUNUNDERRUN) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_ACKNOWLEDGEFAILURE) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_ARBITRATIONLOSS) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_BUSERROR)) + +/** + * @brief Macro used by the assert function to check the different I2C possible + * pending bits to clear by writing 0. + */ +#define IS_I2C_CLEAR_ITPENDINGBIT_OK(ITPENDINGBIT) \ + (((ITPENDINGBIT) == I2C_ITPENDINGBIT_WAKEUPFROMHALT) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_OVERRUNUNDERRUN) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_ACKNOWLEDGEFAILURE) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_ARBITRATIONLOSS) || \ + ((ITPENDINGBIT) == I2C_ITPENDINGBIT_BUSERROR)) + +/** + * @brief Macro used by the assert function to check the different I2C possible events. + */ +#define IS_I2C_EVENT_OK(EVENT) (((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED) || \ + ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED) || \ + ((EVENT) == I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED) || \ + ((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) || \ + ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | (uint16_t)I2C_FLAG_GENERALCALL)) || \ + ((EVENT) == I2C_EVENT_SLAVE_BYTE_TRANSMITTED) || \ + ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | (uint16_t)I2C_FLAG_GENERALCALL)) || \ + ((EVENT) == I2C_EVENT_SLAVE_ACK_FAILURE) || \ + ((EVENT) == I2C_EVENT_SLAVE_STOP_DETECTED) || \ + ((EVENT) == I2C_EVENT_MASTER_MODE_SELECT) || \ + ((EVENT) == I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) || \ + ((EVENT) == I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED) || \ + ((EVENT) == I2C_EVENT_MASTER_BYTE_RECEIVED) || \ + ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTED) || \ + ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTING) || \ + ((EVENT) == I2C_EVENT_MASTER_MODE_ADDRESS10)) + +/** + * @brief Macro used by the assert function to check the different I2C possible own address. + */ +#define IS_I2C_OWN_ADDRESS_OK(ADDRESS) \ + ((ADDRESS) <= (uint16_t)0x03FF) + +/* The address must be even */ +#define IS_I2C_ADDRESS_OK(ADD) \ + (((ADD) & (uint8_t)0x01) == (uint8_t)0x00) + +/** + * @brief Macro used by the assert function to check that I2C Input clock frequency must be between 1MHz and 50MHz. + */ +#define IS_I2C_INPUT_CLOCK_FREQ_OK(FREQ) \ + (((FREQ) >= (uint8_t)1) && ((FREQ) <= I2C_MAX_INPUT_FREQ)) + + +/** + * @brief Macro used by the assert function to check that I2C Output clock frequency must be between 1Hz and 400kHz. + */ +#define IS_I2C_OUTPUT_CLOCK_FREQ_OK(FREQ) \ + (((FREQ) >= (uint8_t)1) && ((FREQ) <= I2C_MAX_FAST_FREQ)) + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ +/** @addtogroup I2C_Exported_Functions + * @{ + */ + +void I2C_DeInit(void); +void I2C_Init(uint32_t OutputClockFrequencyHz, uint16_t OwnAddress, + I2C_DutyCycle_TypeDef I2C_DutyCycle, I2C_Ack_TypeDef Ack, + I2C_AddMode_TypeDef AddMode, uint8_t InputClockFrequencyMHz ); +void I2C_Cmd(FunctionalState NewState); +void I2C_GeneralCallCmd(FunctionalState NewState); +void I2C_GenerateSTART(FunctionalState NewState); +void I2C_GenerateSTOP(FunctionalState NewState); +void I2C_SoftwareResetCmd(FunctionalState NewState); +void I2C_StretchClockCmd(FunctionalState NewState); +void I2C_AcknowledgeConfig(I2C_Ack_TypeDef Ack); +void I2C_FastModeDutyCycleConfig(I2C_DutyCycle_TypeDef I2C_DutyCycle); +void I2C_ITConfig(I2C_IT_TypeDef I2C_IT, FunctionalState NewState); +uint8_t I2C_ReceiveData(void); +void I2C_Send7bitAddress(uint8_t Address, I2C_Direction_TypeDef Direction); +void I2C_SendData(uint8_t Data); +/** + * @brief + **************************************************************************************** + * + * I2C State Monitoring Functions + * + **************************************************************************************** + * This I2C driver provides three different ways for I2C state monitoring + * depending on the application requirements and constraints: + * + * + * 1) Basic state monitoring: + * Using I2C_CheckEvent() function: + * It compares the status registers (SR1, SR2 and SR3) content to a given event + * (can be the combination of one or more flags). + * It returns SUCCESS if the current status includes the given flags + * and returns ERROR if one or more flags are missing in the current status. + * - When to use: + * - This function is suitable for most applications as well as for startup + * activity since the events are fully described in the product reference manual + * (RM0016). + * - It is also suitable for users who need to define their own events. + * - Limitations: + * - If an error occurs (ie. error flags are set besides to the monitored flags), + * the I2C_CheckEvent() function may return SUCCESS despite the communication + * hold or corrupted real state. + * In this case, it is advised to use error interrupts to monitor the error + * events and handle them in the interrupt IRQ handler. + * + * @note + * For error management, it is advised to use the following functions: + * - I2C_ITConfig() to configure and enable the error interrupts (I2C_IT_ERR). + * - I2C_IRQHandler() which is called when the I2C interrupts occur. + * - I2C_GetFlagStatus() or I2C_GetITStatus() to be called into the + * I2Cx_IRQHandler() function in order to determine which error occurred. + * - I2C_ClearFlag() or I2C_ClearITPendingBit() and/or I2C_SoftwareResetCmd() + * and/or I2C_GenerateStop() in order to clear the error flag and + * source and return to correct communication status. + * + * + * 2) Advanced state monitoring: + * Using the function I2C_GetLastEvent() which returns the image of both SR1 + * & SR3 status registers in a single word (uint16_t) (Status Register 3 value + * is shifted left by 8 bits and concatenated to Status Register 1). + * - When to use: + * - This function is suitable for the same applications above but it allows to + * overcome the limitations of I2C_GetFlagStatus() function (see below). + * The returned value could be compared to events already defined in the + * library (stm8s_i2c.h) or to custom values defined by user. + * - This function is suitable when multiple flags are monitored at the same time. + * - At the opposite of I2C_CheckEvent() function, this function allows user to + * choose when an event is accepted (when all events flags are set and no + * other flags are set or just when the needed flags are set like + * I2C_CheckEvent() function). + * - Limitations: + * - User may need to define his own events. + * - Same remark concerning the error management is applicable for this + * function if user decides to check only regular communication flags (and + * ignores error flags). + * + * + * 3) Flag-based state monitoring: + * Using the function I2C_GetFlagStatus() which simply returns the status of + * one single flag (ie. I2C_FLAG_RXNE ...). + * - When to use: + * - This function could be used for specific applications or in debug phase. + * - It is suitable when only one flag checking is needed (most I2C events + * are monitored through multiple flags). + * - Limitations: + * - When calling this function, the Status register is accessed. Some flags are + * cleared when the status register is accessed. So checking the status + * of one Flag, may clear other ones. + * - Function may need to be called twice or more in order to monitor one + * single event. + * + */ + +/** + * + * 1) Basic state monitoring + ******************************************************************************* + */ +ErrorStatus I2C_CheckEvent(I2C_Event_TypeDef I2C_Event); +/** + * + * 2) Advanced state monitoring + ******************************************************************************* + */ +I2C_Event_TypeDef I2C_GetLastEvent(void); +/** + * + * 3) Flag-based state monitoring + ******************************************************************************* + */ +FlagStatus I2C_GetFlagStatus(I2C_Flag_TypeDef I2C_Flag); +/** + * + ******************************************************************************* + */ +void I2C_ClearFlag(I2C_Flag_TypeDef I2C_FLAG); +ITStatus I2C_GetITStatus(I2C_ITPendingBit_TypeDef I2C_ITPendingBit); +void I2C_ClearITPendingBit(I2C_ITPendingBit_TypeDef I2C_ITPendingBit); + + +/** + * @} + */ + +#endif /* __STM8S_I2C_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_itc.h b/LOCK_STM8_BF/lib/inc/stm8s_itc.h new file mode 100644 index 0000000..f1590d1 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_itc.h @@ -0,0 +1,186 @@ +/** + ****************************************************************************** + * @file stm8s_itc.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the ITC peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_ITC_H +#define __STM8S_ITC_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup ITC_Exported_Types + * @{ + */ + +/** + * @brief ITC Interrupt Lines selection + */ +typedef enum { + ITC_IRQ_TLI = (uint8_t)0, /*!< Software interrupt */ + ITC_IRQ_AWU = (uint8_t)1, /*!< Auto wake up from halt interrupt */ + ITC_IRQ_CLK = (uint8_t)2, /*!< Clock controller interrupt */ + ITC_IRQ_PORTA = (uint8_t)3, /*!< Port A external interrupts */ + ITC_IRQ_PORTB = (uint8_t)4, /*!< Port B external interrupts */ + ITC_IRQ_PORTC = (uint8_t)5, /*!< Port C external interrupts */ + ITC_IRQ_PORTD = (uint8_t)6, /*!< Port D external interrupts */ + ITC_IRQ_PORTE = (uint8_t)7, /*!< Port E external interrupts */ + +#if defined(STM8S208) || defined(STM8AF52Ax) + ITC_IRQ_CAN_RX = (uint8_t)8, /*!< beCAN RX interrupt */ + ITC_IRQ_CAN_TX = (uint8_t)9, /*!< beCAN TX/ER/SC interrupt */ +#endif /*STM8S208 or STM8AF52Ax */ + +#if defined(STM8S903) || defined(STM8AF622x) + ITC_IRQ_PORTF = (uint8_t)8, /*!< Port F external interrupts */ +#endif /*STM8S903 or STM8AF622x */ + + ITC_IRQ_SPI = (uint8_t)10, /*!< SPI interrupt */ + ITC_IRQ_TIM1_OVF = (uint8_t)11, /*!< TIM1 update/overflow/underflow/trigger/ + break interrupt*/ + ITC_IRQ_TIM1_CAPCOM = (uint8_t)12, /*!< TIM1 capture/compare interrupt */ + +#if defined(STM8S903) || defined(STM8AF622x) + ITC_IRQ_TIM5_OVFTRI = (uint8_t)13, /*!< TIM5 update/overflow/underflow/trigger/ + interrupt */ + ITC_IRQ_TIM5_CAPCOM = (uint8_t)14, /*!< TIM5 capture/compare interrupt */ +#else + ITC_IRQ_TIM2_OVF = (uint8_t)13, /*!< TIM2 update /overflow interrupt */ + ITC_IRQ_TIM2_CAPCOM = (uint8_t)14, /*!< TIM2 capture/compare interrupt */ +#endif /*STM8S903 or STM8AF622x */ + + ITC_IRQ_TIM3_OVF = (uint8_t)15, /*!< TIM3 update /overflow interrupt*/ + ITC_IRQ_TIM3_CAPCOM = (uint8_t)16, /*!< TIM3 update /overflow interrupt */ + +#if defined(STM8S208) ||defined(STM8S207) || defined (STM8S007) || defined(STM8S103) || \ + defined(STM8S003) ||defined(STM8S903) || defined (STM8AF52Ax) || defined (STM8AF62Ax) + ITC_IRQ_UART1_TX = (uint8_t)17, /*!< UART1 TX interrupt */ + ITC_IRQ_UART1_RX = (uint8_t)18, /*!< UART1 RX interrupt */ +#endif /*STM8S208 or STM8S207 or STM8S007 or STM8S103 or STM8S003 or STM8S903 or STM8AF52Ax or STM8AF62Ax */ +#if defined(STM8AF622x) + ITC_IRQ_UART4_TX = (uint8_t)17, /*!< UART4 TX interrupt */ + ITC_IRQ_UART4_RX = (uint8_t)18, /*!< UART4 RX interrupt */ +#endif /*STM8AF622x */ + + ITC_IRQ_I2C = (uint8_t)19, /*!< I2C interrupt */ + +#if defined(STM8S105) || defined(STM8S005) || defined(STM8AF626x) + ITC_IRQ_UART2_TX = (uint8_t)20, /*!< USART2 TX interrupt */ + ITC_IRQ_UART2_RX = (uint8_t)21, /*!< USART2 RX interrupt */ +#endif /*STM8S105 or STM8AF626x */ + +#if defined(STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8AF52Ax) || defined(STM8AF62Ax) + ITC_IRQ_UART3_TX = (uint8_t)20, /*!< USART3 TX interrupt */ + ITC_IRQ_UART3_RX = (uint8_t)21, /*!< USART3 RX interrupt */ + ITC_IRQ_ADC2 = (uint8_t)22, /*!< ADC2 interrupt */ +#endif /*STM8S208 or STM8S207 or STM8AF52Ax or STM8AF62Ax */ + +#if defined(STM8S105) || defined(STM8S005) || defined(STM8S103) || defined(STM8S003) || defined(STM8S903) || defined(STM8AF626x) || defined(STM8AF622x) + ITC_IRQ_ADC1 = (uint8_t)22, /*!< ADC2 interrupt */ +#endif /*STM8S105 or STM8S005 or STM8S003 or STM8S103 or STM8S903 or STM8AF626x or STM8AF622x */ + +#if defined(STM8S903) || defined(STM8AF622x) + ITC_IRQ_TIM6_OVFTRI = (uint8_t)23, /*!< TIM6 update/overflow/underflow/trigger/ + interrupt */ +#else + ITC_IRQ_TIM4_OVF = (uint8_t)23, /*!< TIM4 update /overflow interrupt */ +#endif /*STM8S903 or STM8AF622x */ + + ITC_IRQ_EEPROM_EEC = (uint8_t)24 /*!< Flash interrupt */ +} ITC_Irq_TypeDef; + +/** + * @brief ITC Priority Levels selection + */ +typedef enum { + ITC_PRIORITYLEVEL_0 = (uint8_t)0x02, /*!< Software priority level 0 (cannot be written) */ + ITC_PRIORITYLEVEL_1 = (uint8_t)0x01, /*!< Software priority level 1 */ + ITC_PRIORITYLEVEL_2 = (uint8_t)0x00, /*!< Software priority level 2 */ + ITC_PRIORITYLEVEL_3 = (uint8_t)0x03 /*!< Software priority level 3 */ +} ITC_PriorityLevel_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @addtogroup ITC_Exported_Constants + * @{ + */ +#define CPU_SOFT_INT_DISABLED ((uint8_t)0x28) /*!< Mask for I1 and I0 bits in CPU_CC register */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/** + * @brief Macros used by the assert function in order to check the different functions parameters. + * @addtogroup ITC_Private_Macros + * @{ + */ + +/* Used by assert function */ +#define IS_ITC_IRQ_OK(IRQ) ((IRQ) <= (uint8_t)24) + +/* Used by assert function */ +#define IS_ITC_PRIORITY_OK(PriorityValue) \ + (((PriorityValue) == ITC_PRIORITYLEVEL_0) || \ + ((PriorityValue) == ITC_PRIORITYLEVEL_1) || \ + ((PriorityValue) == ITC_PRIORITYLEVEL_2) || \ + ((PriorityValue) == ITC_PRIORITYLEVEL_3)) + +/* Used by assert function */ +#define IS_ITC_INTERRUPTS_DISABLED (ITC_GetSoftIntStatus() == CPU_SOFT_INT_DISABLED) + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ + +/** @addtogroup ITC_Exported_Functions + * @{ + */ + +uint8_t ITC_GetCPUCC(void); +void ITC_DeInit(void); +uint8_t ITC_GetSoftIntStatus(void); +void ITC_SetSoftwarePriority(ITC_Irq_TypeDef IrqNum, ITC_PriorityLevel_TypeDef PriorityValue); +ITC_PriorityLevel_TypeDef ITC_GetSoftwarePriority(ITC_Irq_TypeDef IrqNum); + +/** + * @} + */ + +#endif /* __STM8S_ITC_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_iwdg.h b/LOCK_STM8_BF/lib/inc/stm8s_iwdg.h new file mode 100644 index 0000000..ae18ecd --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_iwdg.h @@ -0,0 +1,131 @@ +/** + ****************************************************************************** + * @file stm8s_iwdg.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototypes and macros for the IWDG peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_IWDG_H +#define __STM8S_IWDG_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/** @addtogroup IWDG_Private_Define + * @{ + */ + +/** + * @brief Define used to prevent watchdog reset + */ +#define IWDG_KEY_REFRESH ((uint8_t)0xAA) /*!< This value written in the Key register prevent the watchdog reset */ + +/** + * @brief Define used to start the watchdog counter down + */ +#define IWDG_KEY_ENABLE ((uint8_t)0xCC) /*!< This value written in the Key register start the watchdog counting down*/ + +/** + * @} + */ + +/** @addtogroup IWDG_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function in order to check the different + * values of the prescaler. + */ +#define IS_IWDG_PRESCALER_OK(VALUE) (((VALUE) == IWDG_Prescaler_4 ) || \ + ((VALUE) == IWDG_Prescaler_8 ) || \ + ((VALUE) == IWDG_Prescaler_16 ) || \ + ((VALUE) == IWDG_Prescaler_32 ) || \ + ((VALUE) == IWDG_Prescaler_64 ) || \ + ((VALUE) == IWDG_Prescaler_128 ) || \ + ((VALUE) == IWDG_Prescaler_256)) + +/** + * @brief Macro used by the assert function in order to check the different + * values of the counter register. + */ +#define IS_IWDG_WRITEACCESS_MODE_OK(MODE) (((MODE) == IWDG_WriteAccess_Enable) || ((MODE) == IWDG_WriteAccess_Disable)) + +/** + * @} + */ + +/** @addtogroup IWDG_Exported_Types + * @{ + */ + +/** IWDG write access enumeration */ +typedef enum +{ + IWDG_WriteAccess_Enable = (uint8_t)0x55, /*!< Code 0x55 in Key register, allow write access to Prescaler and Reload registers */ + IWDG_WriteAccess_Disable = (uint8_t)0x00 /*!< Code 0x00 in Key register, not allow write access to Prescaler and Reload registers */ +} IWDG_WriteAccess_TypeDef; + +/** IWDG prescaler enumaration */ +typedef enum +{ + IWDG_Prescaler_4 = (uint8_t)0x00, /*!< Used to set prescaler register to 4 */ + IWDG_Prescaler_8 = (uint8_t)0x01, /*!< Used to set prescaler register to 8 */ + IWDG_Prescaler_16 = (uint8_t)0x02, /*!< Used to set prescaler register to 16 */ + IWDG_Prescaler_32 = (uint8_t)0x03, /*!< Used to set prescaler register to 32 */ + IWDG_Prescaler_64 = (uint8_t)0x04, /*!< Used to set prescaler register to 64 */ + IWDG_Prescaler_128 = (uint8_t)0x05, /*!< Used to set prescaler register to 128 */ + IWDG_Prescaler_256 = (uint8_t)0x06 /*!< Used to set prescaler register to 256 */ +} IWDG_Prescaler_TypeDef; + +/** + * @} + */ + +/** @addtogroup IWDG_Exported_Functions + * @{ + */ + +void IWDG_WriteAccessCmd(IWDG_WriteAccess_TypeDef IWDG_WriteAccess); +void IWDG_SetPrescaler(IWDG_Prescaler_TypeDef IWDG_Prescaler); +void IWDG_SetReload(uint8_t IWDG_Reload); +void IWDG_ReloadCounter(void); +void IWDG_Enable(void); + +/** + * @} + */ + +#endif /* __STM8S_IWDG_H */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_rst.h b/LOCK_STM8_BF/lib/inc/stm8s_rst.h new file mode 100644 index 0000000..b402462 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_rst.h @@ -0,0 +1,92 @@ +/** + ****************************************************************************** + * @file stm8s_rst.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the RST peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_RST_H +#define __STM8S_RST_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/** @addtogroup RST_Exported_Types + * @{ + */ +typedef enum { + RST_FLAG_EMCF = (uint8_t)0x10, /*!< EMC reset flag */ + RST_FLAG_SWIMF = (uint8_t)0x08, /*!< SWIM reset flag */ + RST_FLAG_ILLOPF = (uint8_t)0x04, /*!< Illigal opcode reset flag */ + RST_FLAG_IWDGF = (uint8_t)0x02, /*!< Independent watchdog reset flag */ + RST_FLAG_WWDGF = (uint8_t)0x01 /*!< Window watchdog reset flag */ +}RST_Flag_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ + +/** @addtogroup RST_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function to check the different functions parameters. + */ +/** + * @brief Macro used by the assert function to check the different RST flags. + */ +#define IS_RST_FLAG_OK(FLAG) (((FLAG) == RST_FLAG_EMCF) || \ + ((FLAG) == RST_FLAG_SWIMF) ||\ + ((FLAG) == RST_FLAG_ILLOPF) ||\ + ((FLAG) == RST_FLAG_IWDGF) ||\ + ((FLAG) == RST_FLAG_WWDGF)) + +/** + * @} + */ + +/** @addtogroup RST_Exported_functions + * @{ + */ +FlagStatus RST_GetFlagStatus(RST_Flag_TypeDef RST_Flag); +void RST_ClearFlag(RST_Flag_TypeDef RST_Flag); + +/** + * @} + */ + +#endif /* __STM8S_RST_H */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_spi.h b/LOCK_STM8_BF/lib/inc/stm8s_spi.h new file mode 100644 index 0000000..56bc156 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_spi.h @@ -0,0 +1,336 @@ +/** + ****************************************************************************** + * @file stm8s_spi.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the SPI peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_SPI_H +#define __STM8S_SPI_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/** @addtogroup SPI_Exported_Types + * @{ + */ + +/** + * @brief SPI data direction mode + * Warning: element values correspond to BDM, BDOE, RXONLY bits position + */ +typedef enum { + SPI_DATADIRECTION_2LINES_FULLDUPLEX = (uint8_t)0x00, /*!< 2-line uni-directional data mode enable */ + SPI_DATADIRECTION_2LINES_RXONLY = (uint8_t)0x04, /*!< Receiver only in 2 line uni-directional data mode */ + SPI_DATADIRECTION_1LINE_RX = (uint8_t)0x80, /*!< Receiver only in 1 line bi-directional data mode */ + SPI_DATADIRECTION_1LINE_TX = (uint8_t)0xC0 /*!< Transmit only in 1 line bi-directional data mode */ +} SPI_DataDirection_TypeDef; + +/** + * @brief SPI Slave Select management + * Warning: element values correspond to LSBFIRST bit position + */ +typedef enum +{ + SPI_NSS_SOFT = (uint8_t)0x02, /*!< Software slave management disabled */ + SPI_NSS_HARD = (uint8_t)0x00 /*!< Software slave management enabled */ +} SPI_NSS_TypeDef; + + +/** + * @brief SPI direction transmit/receive + */ + +typedef enum { + SPI_DIRECTION_RX = (uint8_t)0x00, /*!< Selects Rx receive direction in bi-directional mode */ + SPI_DIRECTION_TX = (uint8_t)0x01 /*!< Selects Tx transmission direction in bi-directional mode */ +} SPI_Direction_TypeDef; + +/** + * @brief SPI master/slave mode + * Warning: element values correspond to MSTR bit position + */ +typedef enum { + SPI_MODE_MASTER = (uint8_t)0x04, /*!< SPI Master configuration */ + SPI_MODE_SLAVE = (uint8_t)0x00 /*!< SPI Slave configuration */ +} SPI_Mode_TypeDef; + +/** + * @brief SPI BaudRate Prescaler + * Warning: element values correspond to BR bits position + */ +typedef enum { + SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x00, /*!< SPI frequency = frequency(CPU)/2 */ + SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x08, /*!< SPI frequency = frequency(CPU)/4 */ + SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x10, /*!< SPI frequency = frequency(CPU)/8 */ + SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x18, /*!< SPI frequency = frequency(CPU)/16 */ + SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x20, /*!< SPI frequency = frequency(CPU)/32 */ + SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x28, /*!< SPI frequency = frequency(CPU)/64 */ + SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x30, /*!< SPI frequency = frequency(CPU)/128 */ + SPI_BAUDRATEPRESCALER_256 = (uint8_t)0x38 /*!< SPI frequency = frequency(CPU)/256 */ +} SPI_BaudRatePrescaler_TypeDef; + +/** + * @brief SPI Clock Polarity + * Warning: element values correspond to CPOL bit position + */ +typedef enum { + SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, /*!< Clock to 0 when idle */ + SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x02 /*!< Clock to 1 when idle */ +} SPI_ClockPolarity_TypeDef; + +/** + * @brief SPI Clock Phase + * Warning: element values correspond to CPHA bit position + */ +typedef enum { + SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, /*!< The first clock transition is the first data capture edge */ + SPI_CLOCKPHASE_2EDGE = (uint8_t)0x01 /*!< The second clock transition is the first data capture edge */ +} SPI_ClockPhase_TypeDef; + +/** + * @brief SPI Frame Format: MSB or LSB transmitted first + * Warning: element values correspond to LSBFIRST bit position + */ +typedef enum { + SPI_FIRSTBIT_MSB = (uint8_t)0x00, /*!< MSB bit will be transmitted first */ + SPI_FIRSTBIT_LSB = (uint8_t)0x80 /*!< LSB bit will be transmitted first */ +} SPI_FirstBit_TypeDef; + +/** + * @brief SPI CRC Transmit/Receive + */ +typedef enum { + SPI_CRC_RX = (uint8_t)0x00, /*!< Select Tx CRC register */ + SPI_CRC_TX = (uint8_t)0x01 /*!< Select Rx CRC register */ +} SPI_CRC_TypeDef; + +/** + * @brief SPI flags definition - Warning : FLAG value = mapping position register + */ +typedef enum { + SPI_FLAG_BSY = (uint8_t)0x80, /*!< Busy flag */ + SPI_FLAG_OVR = (uint8_t)0x40, /*!< Overrun flag */ + SPI_FLAG_MODF = (uint8_t)0x20, /*!< Mode fault */ + SPI_FLAG_CRCERR = (uint8_t)0x10, /*!< CRC error flag */ + SPI_FLAG_WKUP = (uint8_t)0x08, /*!< Wake-up flag */ + SPI_FLAG_TXE = (uint8_t)0x02, /*!< Transmit buffer empty */ + SPI_FLAG_RXNE = (uint8_t)0x01 /*!< Receive buffer empty */ +} SPI_Flag_TypeDef; + +/** + * @brief SPI_IT possible values + * Elements values convention: 0xYX + * X: Position of the corresponding Interrupt + * Y: ITPENDINGBIT position + */ +typedef enum +{ + SPI_IT_WKUP = (uint8_t)0x34, /*!< Wake-up interrupt*/ + SPI_IT_OVR = (uint8_t)0x65, /*!< Overrun interrupt*/ + SPI_IT_MODF = (uint8_t)0x55, /*!< Mode fault interrupt*/ + SPI_IT_CRCERR = (uint8_t)0x45, /*!< CRC error interrupt*/ + SPI_IT_TXE = (uint8_t)0x17, /*!< Transmit buffer empty interrupt*/ + SPI_IT_RXNE = (uint8_t)0x06, /*!< Receive buffer not empty interrupt*/ + SPI_IT_ERR = (uint8_t)0x05 /*!< Error interrupt*/ +} SPI_IT_TypeDef; + +/** + * @} + */ + +/* Private define ------------------------------------------------------------*/ + +/** @addtogroup SPI_Private_Macros + * @brief Macros used by the assert_param function to check the different functions parameters. + * @{ + */ + +/** + * @brief Macro used by the assert_param function in order to check the data direction mode values + */ +#define IS_SPI_DATA_DIRECTION_OK(MODE) (((MODE) == SPI_DATADIRECTION_2LINES_FULLDUPLEX) || \ + ((MODE) == SPI_DATADIRECTION_2LINES_RXONLY) || \ + ((MODE) == SPI_DATADIRECTION_1LINE_RX) || \ + ((MODE) == SPI_DATADIRECTION_1LINE_TX)) + +/** + * @brief Macro used by the assert_param function in order to check the mode + * half duplex data direction values + */ +#define IS_SPI_DIRECTION_OK(DIRECTION) (((DIRECTION) == SPI_DIRECTION_RX) || \ + ((DIRECTION) == SPI_DIRECTION_TX)) + +/** + * @brief Macro used by the assert_param function in order to check the NSS + * management values + */ +#define IS_SPI_SLAVEMANAGEMENT_OK(NSS) (((NSS) == SPI_NSS_SOFT) || \ + ((NSS) == SPI_NSS_HARD)) + + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the CRC polynomial + */ +#define IS_SPI_CRC_POLYNOMIAL_OK(POLYNOMIAL) ((POLYNOMIAL) > (uint8_t)0x00) + +/** + * @brief Macro used by the assert_param function in order to check the SPI Mode values + */ +#define IS_SPI_MODE_OK(MODE) (((MODE) == SPI_MODE_MASTER) || \ + ((MODE) == SPI_MODE_SLAVE)) + +/** + * @brief Macro used by the assert_param function in order to check the baudrate values + */ +#define IS_SPI_BAUDRATE_PRESCALER_OK(PRESCALER) (((PRESCALER) == SPI_BAUDRATEPRESCALER_2) || \ + ((PRESCALER) == SPI_BAUDRATEPRESCALER_4) || \ + ((PRESCALER) == SPI_BAUDRATEPRESCALER_8) || \ + ((PRESCALER) == SPI_BAUDRATEPRESCALER_16) || \ + ((PRESCALER) == SPI_BAUDRATEPRESCALER_32) || \ + ((PRESCALER) == SPI_BAUDRATEPRESCALER_64) || \ + ((PRESCALER) == SPI_BAUDRATEPRESCALER_128) || \ + ((PRESCALER) == SPI_BAUDRATEPRESCALER_256)) + +/** + * @brief Macro used by the assert_param function in order to check the polarity values + */ +#define IS_SPI_POLARITY_OK(CLKPOL) (((CLKPOL) == SPI_CLOCKPOLARITY_LOW) || \ + ((CLKPOL) == SPI_CLOCKPOLARITY_HIGH)) + +/** + * @brief Macro used by the assert_param function in order to check the phase values + */ +#define IS_SPI_PHASE_OK(CLKPHA) (((CLKPHA) == SPI_CLOCKPHASE_1EDGE) || \ + ((CLKPHA) == SPI_CLOCKPHASE_2EDGE)) + +/** + * @brief Macro used by the assert_param function in order to check the first + * bit to be transmited values + */ +#define IS_SPI_FIRSTBIT_OK(BIT) (((BIT) == SPI_FIRSTBIT_MSB) || \ + ((BIT) == SPI_FIRSTBIT_LSB)) + +/** + * @brief Macro used by the assert_param function in order to check the CRC + * Transmit/Receive + */ +#define IS_SPI_CRC_OK(CRC) (((CRC) == SPI_CRC_TX) || \ + ((CRC) == SPI_CRC_RX)) + +/** + * @brief Macro used by the assert_param function in order to check the + * different flags values + */ +#define IS_SPI_FLAGS_OK(FLAG) (((FLAG) == SPI_FLAG_OVR) || \ + ((FLAG) == SPI_FLAG_MODF) || \ + ((FLAG) == SPI_FLAG_CRCERR) || \ + ((FLAG) == SPI_FLAG_WKUP) || \ + ((FLAG) == SPI_FLAG_TXE) || \ + ((FLAG) == SPI_FLAG_RXNE) || \ + ((FLAG) == SPI_FLAG_BSY)) + +/** + * @brief Macro used by the assert_param function in order to check the + * different sensitivity values for the flag that can be cleared + * by writing 0 + */ +#define IS_SPI_CLEAR_FLAGS_OK(FLAG) (((FLAG) == SPI_FLAG_CRCERR) || \ + ((FLAG) == SPI_FLAG_WKUP)) + +/** + * @brief Macro used by the assert_param function in order to check the + * different sensitivity values for the Interrupts + */ +#define IS_SPI_CONFIG_IT_OK(Interrupt) (((Interrupt) == SPI_IT_TXE) || \ + ((Interrupt) == SPI_IT_RXNE) || \ + ((Interrupt) == SPI_IT_ERR) || \ + ((Interrupt) == SPI_IT_WKUP)) + +/** + * @brief Macro used by the assert_param function in order to check the + * different sensitivity values for the pending bit + */ +#define IS_SPI_GET_IT_OK(ITPendingBit) (((ITPendingBit) == SPI_IT_OVR) || \ + ((ITPendingBit) == SPI_IT_MODF) || \ + ((ITPendingBit) == SPI_IT_CRCERR) || \ + ((ITPendingBit) == SPI_IT_WKUP) || \ + ((ITPendingBit) == SPI_IT_TXE) || \ + ((ITPendingBit) == SPI_IT_RXNE)) + +/** + * @brief Macro used by the assert_param function in order to check the + * different sensitivity values for the pending bit that can be cleared + * by writing 0 + */ +#define IS_SPI_CLEAR_IT_OK(ITPendingBit) (((ITPendingBit) == SPI_IT_CRCERR) || \ + ((ITPendingBit) == SPI_IT_WKUP)) + +/** + * @} + */ + +/** @addtogroup SPI_Exported_Functions + * @{ + */ +void SPI_DeInit(void); +void SPI_Init(SPI_FirstBit_TypeDef FirstBit, + SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, + SPI_Mode_TypeDef Mode, SPI_ClockPolarity_TypeDef ClockPolarity, + SPI_ClockPhase_TypeDef ClockPhase, + SPI_DataDirection_TypeDef Data_Direction, + SPI_NSS_TypeDef Slave_Management, uint8_t CRCPolynomial); +void SPI_Cmd(FunctionalState NewState); +void SPI_ITConfig(SPI_IT_TypeDef SPI_IT, FunctionalState NewState); +void SPI_SendData(uint8_t Data); +uint8_t SPI_ReceiveData(void); +void SPI_NSSInternalSoftwareCmd(FunctionalState NewState); +void SPI_TransmitCRC(void); +void SPI_CalculateCRCCmd(FunctionalState NewState); +uint8_t SPI_GetCRC(SPI_CRC_TypeDef SPI_CRC); +void SPI_ResetCRC(void); +uint8_t SPI_GetCRCPolynomial(void); +void SPI_BiDirectionalLineConfig(SPI_Direction_TypeDef SPI_Direction); +FlagStatus SPI_GetFlagStatus(SPI_Flag_TypeDef SPI_FLAG); +void SPI_ClearFlag(SPI_Flag_TypeDef SPI_FLAG); +ITStatus SPI_GetITStatus(SPI_IT_TypeDef SPI_IT); +void SPI_ClearITPendingBit(SPI_IT_TypeDef SPI_IT); + +/** + * @} + */ + +#endif /* __STM8S_SPI_H */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_tim1.h b/LOCK_STM8_BF/lib/inc/stm8s_tim1.h new file mode 100644 index 0000000..0863192 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_tim1.h @@ -0,0 +1,623 @@ +/** + ****************************************************************************** + * @file stm8s_tim1.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the TIM1 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_TIM1_H +#define __STM8S_TIM1_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/** @addtogroup TIM1_Exported_Types + * @{ + */ + +/** TIM1 Output Compare and PWM modes */ + +typedef enum +{ + TIM1_OCMODE_TIMING = ((uint8_t)0x00), + TIM1_OCMODE_ACTIVE = ((uint8_t)0x10), + TIM1_OCMODE_INACTIVE = ((uint8_t)0x20), + TIM1_OCMODE_TOGGLE = ((uint8_t)0x30), + TIM1_OCMODE_PWM1 = ((uint8_t)0x60), + TIM1_OCMODE_PWM2 = ((uint8_t)0x70) +}TIM1_OCMode_TypeDef; + +#define IS_TIM1_OC_MODE_OK(MODE) (((MODE) == TIM1_OCMODE_TIMING) || \ + ((MODE) == TIM1_OCMODE_ACTIVE) || \ + ((MODE) == TIM1_OCMODE_INACTIVE) || \ + ((MODE) == TIM1_OCMODE_TOGGLE)|| \ + ((MODE) == TIM1_OCMODE_PWM1) || \ + ((MODE) == TIM1_OCMODE_PWM2)) + +#define IS_TIM1_OCM_OK(MODE)(((MODE) == TIM1_OCMODE_TIMING) || \ + ((MODE) == TIM1_OCMODE_ACTIVE) || \ + ((MODE) == TIM1_OCMODE_INACTIVE) || \ + ((MODE) == TIM1_OCMODE_TOGGLE)|| \ + ((MODE) == TIM1_OCMODE_PWM1) || \ + ((MODE) == TIM1_OCMODE_PWM2) || \ + ((MODE) == (uint8_t)TIM1_FORCEDACTION_ACTIVE) || \ + ((MODE) == (uint8_t)TIM1_FORCEDACTION_INACTIVE)) + +/** TIM1 One Pulse Mode */ +typedef enum +{ + TIM1_OPMODE_SINGLE = ((uint8_t)0x01), + TIM1_OPMODE_REPETITIVE = ((uint8_t)0x00) +}TIM1_OPMode_TypeDef; + +#define IS_TIM1_OPM_MODE_OK(MODE) (((MODE) == TIM1_OPMODE_SINGLE) || \ + ((MODE) == TIM1_OPMODE_REPETITIVE)) + +/** TIM1 Channel */ + +typedef enum +{ + TIM1_CHANNEL_1 = ((uint8_t)0x00), + TIM1_CHANNEL_2 = ((uint8_t)0x01), + TIM1_CHANNEL_3 = ((uint8_t)0x02), + TIM1_CHANNEL_4 = ((uint8_t)0x03) +}TIM1_Channel_TypeDef; + + +#define IS_TIM1_CHANNEL_OK(CHANNEL) (((CHANNEL) == TIM1_CHANNEL_1) || \ + ((CHANNEL) == TIM1_CHANNEL_2) || \ + ((CHANNEL) == TIM1_CHANNEL_3) || \ + ((CHANNEL) == TIM1_CHANNEL_4)) + +#define IS_TIM1_PWMI_CHANNEL_OK(CHANNEL) (((CHANNEL) == TIM1_CHANNEL_1) || \ + ((CHANNEL) == TIM1_CHANNEL_2)) + +#define IS_TIM1_COMPLEMENTARY_CHANNEL_OK(CHANNEL) (((CHANNEL) == TIM1_CHANNEL_1) || \ + ((CHANNEL) == TIM1_CHANNEL_2) || \ + ((CHANNEL) == TIM1_CHANNEL_3)) + + +/** TIM1 Counter Mode */ +typedef enum +{ + TIM1_COUNTERMODE_UP = ((uint8_t)0x00), + TIM1_COUNTERMODE_DOWN = ((uint8_t)0x10), + TIM1_COUNTERMODE_CENTERALIGNED1 = ((uint8_t)0x20), + TIM1_COUNTERMODE_CENTERALIGNED2 = ((uint8_t)0x40), + TIM1_COUNTERMODE_CENTERALIGNED3 = ((uint8_t)0x60) +}TIM1_CounterMode_TypeDef; + +#define IS_TIM1_COUNTER_MODE_OK(MODE) (((MODE) == TIM1_COUNTERMODE_UP) || \ + ((MODE) == TIM1_COUNTERMODE_DOWN) || \ + ((MODE) == TIM1_COUNTERMODE_CENTERALIGNED1) || \ + ((MODE) == TIM1_COUNTERMODE_CENTERALIGNED2) || \ + ((MODE) == TIM1_COUNTERMODE_CENTERALIGNED3)) + +/** TIM1 Output Compare Polarity */ +typedef enum +{ + TIM1_OCPOLARITY_HIGH = ((uint8_t)0x00), + TIM1_OCPOLARITY_LOW = ((uint8_t)0x22) +}TIM1_OCPolarity_TypeDef; + +#define IS_TIM1_OC_POLARITY_OK(POLARITY) (((POLARITY) == TIM1_OCPOLARITY_HIGH) || \ + ((POLARITY) == TIM1_OCPOLARITY_LOW)) + +/** TIM1 Output Compare N Polarity */ +typedef enum +{ + TIM1_OCNPOLARITY_HIGH = ((uint8_t)0x00), + TIM1_OCNPOLARITY_LOW = ((uint8_t)0x88) +}TIM1_OCNPolarity_TypeDef; + +#define IS_TIM1_OCN_POLARITY_OK(POLARITY) (((POLARITY) == TIM1_OCNPOLARITY_HIGH) || \ + ((POLARITY) == TIM1_OCNPOLARITY_LOW)) + +/** TIM1 Output Compare states */ +typedef enum +{ + TIM1_OUTPUTSTATE_DISABLE = ((uint8_t)0x00), + TIM1_OUTPUTSTATE_ENABLE = ((uint8_t)0x11) +}TIM1_OutputState_TypeDef; + +#define IS_TIM1_OUTPUT_STATE_OK(STATE) (((STATE) == TIM1_OUTPUTSTATE_DISABLE) || \ + ((STATE) == TIM1_OUTPUTSTATE_ENABLE)) + +/** TIM1 Output Compare N States */ +typedef enum +{ + TIM1_OUTPUTNSTATE_DISABLE = ((uint8_t)0x00), + TIM1_OUTPUTNSTATE_ENABLE = ((uint8_t)0x44) +} TIM1_OutputNState_TypeDef; + +#define IS_TIM1_OUTPUTN_STATE_OK(STATE) (((STATE) == TIM1_OUTPUTNSTATE_DISABLE) ||\ + ((STATE) == TIM1_OUTPUTNSTATE_ENABLE)) + +/** TIM1 Break Input enable/disable */ +typedef enum +{ + TIM1_BREAK_ENABLE = ((uint8_t)0x10), + TIM1_BREAK_DISABLE = ((uint8_t)0x00) +}TIM1_BreakState_TypeDef; +#define IS_TIM1_BREAK_STATE_OK(STATE) (((STATE) == TIM1_BREAK_ENABLE) || \ + ((STATE) == TIM1_BREAK_DISABLE)) + +/** TIM1 Break Polarity */ +typedef enum +{ + TIM1_BREAKPOLARITY_LOW = ((uint8_t)0x00), + TIM1_BREAKPOLARITY_HIGH = ((uint8_t)0x20) +}TIM1_BreakPolarity_TypeDef; +#define IS_TIM1_BREAK_POLARITY_OK(POLARITY) (((POLARITY) == TIM1_BREAKPOLARITY_LOW) || \ + ((POLARITY) == TIM1_BREAKPOLARITY_HIGH)) + +/** TIM1 AOE Bit Set/Reset */ +typedef enum +{ + TIM1_AUTOMATICOUTPUT_ENABLE = ((uint8_t)0x40), + TIM1_AUTOMATICOUTPUT_DISABLE = ((uint8_t)0x00) +}TIM1_AutomaticOutput_TypeDef; + +#define IS_TIM1_AUTOMATIC_OUTPUT_STATE_OK(STATE) (((STATE) == TIM1_AUTOMATICOUTPUT_ENABLE) || \ + ((STATE) == TIM1_AUTOMATICOUTPUT_DISABLE)) + +/** TIM1 Lock levels */ +typedef enum +{ + TIM1_LOCKLEVEL_OFF = ((uint8_t)0x00), + TIM1_LOCKLEVEL_1 = ((uint8_t)0x01), + TIM1_LOCKLEVEL_2 = ((uint8_t)0x02), + TIM1_LOCKLEVEL_3 = ((uint8_t)0x03) +}TIM1_LockLevel_TypeDef; + +#define IS_TIM1_LOCK_LEVEL_OK(LEVEL) (((LEVEL) == TIM1_LOCKLEVEL_OFF) || \ + ((LEVEL) == TIM1_LOCKLEVEL_1) || \ + ((LEVEL) == TIM1_LOCKLEVEL_2) || \ + ((LEVEL) == TIM1_LOCKLEVEL_3)) + +/** TIM1 OSSI: Off-State Selection for Idle mode states */ +typedef enum +{ + TIM1_OSSISTATE_ENABLE = ((uint8_t)0x04), + TIM1_OSSISTATE_DISABLE = ((uint8_t)0x00) +}TIM1_OSSIState_TypeDef; + +#define IS_TIM1_OSSI_STATE_OK(STATE) (((STATE) == TIM1_OSSISTATE_ENABLE) || \ + ((STATE) == TIM1_OSSISTATE_DISABLE)) + +/** TIM1 Output Compare Idle State */ +typedef enum +{ + TIM1_OCIDLESTATE_SET = ((uint8_t)0x55), + TIM1_OCIDLESTATE_RESET = ((uint8_t)0x00) +}TIM1_OCIdleState_TypeDef; + +#define IS_TIM1_OCIDLE_STATE_OK(STATE) (((STATE) == TIM1_OCIDLESTATE_SET) || \ + ((STATE) == TIM1_OCIDLESTATE_RESET)) + +/** TIM1 Output Compare N Idle State */ +typedef enum +{ + TIM1_OCNIDLESTATE_SET = ((uint8_t)0x2A), + TIM1_OCNIDLESTATE_RESET = ((uint8_t)0x00) +}TIM1_OCNIdleState_TypeDef; + +#define IS_TIM1_OCNIDLE_STATE_OK(STATE) (((STATE) == TIM1_OCNIDLESTATE_SET) || \ + ((STATE) == TIM1_OCNIDLESTATE_RESET)) + +/** TIM1 Input Capture Polarity */ +typedef enum +{ + TIM1_ICPOLARITY_RISING = ((uint8_t)0x00), + TIM1_ICPOLARITY_FALLING = ((uint8_t)0x01) +}TIM1_ICPolarity_TypeDef; + +#define IS_TIM1_IC_POLARITY_OK(POLARITY) (((POLARITY) == TIM1_ICPOLARITY_RISING) || \ + ((POLARITY) == TIM1_ICPOLARITY_FALLING)) + +/** TIM1 Input Capture Selection */ +typedef enum +{ + TIM1_ICSELECTION_DIRECTTI = ((uint8_t)0x01), + TIM1_ICSELECTION_INDIRECTTI = ((uint8_t)0x02), + TIM1_ICSELECTION_TRGI = ((uint8_t)0x03) +}TIM1_ICSelection_TypeDef; + +#define IS_TIM1_IC_SELECTION_OK(SELECTION) (((SELECTION) == TIM1_ICSELECTION_DIRECTTI) || \ + ((SELECTION) == TIM1_ICSELECTION_INDIRECTTI) || \ + ((SELECTION) == TIM1_ICSELECTION_TRGI)) + +/** TIM1 Input Capture Prescaler */ +typedef enum +{ + TIM1_ICPSC_DIV1 = ((uint8_t)0x00), + TIM1_ICPSC_DIV2 = ((uint8_t)0x04), + TIM1_ICPSC_DIV4 = ((uint8_t)0x08), + TIM1_ICPSC_DIV8 = ((uint8_t)0x0C) +}TIM1_ICPSC_TypeDef; + +#define IS_TIM1_IC_PRESCALER_OK(PRESCALER) (((PRESCALER) == TIM1_ICPSC_DIV1) || \ + ((PRESCALER) == TIM1_ICPSC_DIV2) || \ + ((PRESCALER) == TIM1_ICPSC_DIV4) || \ + ((PRESCALER) == TIM1_ICPSC_DIV8)) + +/** TIM1 Input Capture Filer Value */ + +#define IS_TIM1_IC_FILTER_OK(ICFILTER) ((ICFILTER) <= 0x0F) + +/** TIM1 External Trigger Filer Value */ +#define IS_TIM1_EXT_TRG_FILTER_OK(FILTER) ((FILTER) <= 0x0F) + +/** TIM1 interrupt sources */ +typedef enum +{ + TIM1_IT_UPDATE = ((uint8_t)0x01), + TIM1_IT_CC1 = ((uint8_t)0x02), + TIM1_IT_CC2 = ((uint8_t)0x04), + TIM1_IT_CC3 = ((uint8_t)0x08), + TIM1_IT_CC4 = ((uint8_t)0x10), + TIM1_IT_COM = ((uint8_t)0x20), + TIM1_IT_TRIGGER = ((uint8_t)0x40), + TIM1_IT_BREAK = ((uint8_t)0x80) +}TIM1_IT_TypeDef; + +#define IS_TIM1_IT_OK(IT) ((IT) != 0x00) + +#define IS_TIM1_GET_IT_OK(IT) (((IT) == TIM1_IT_UPDATE) || \ + ((IT) == TIM1_IT_CC1) || \ + ((IT) == TIM1_IT_CC2) || \ + ((IT) == TIM1_IT_CC3) || \ + ((IT) == TIM1_IT_CC4) || \ + ((IT) == TIM1_IT_COM) || \ + ((IT) == TIM1_IT_TRIGGER) || \ + ((IT) == TIM1_IT_BREAK)) + + +/** TIM1 External Trigger Prescaler */ +typedef enum +{ + TIM1_EXTTRGPSC_OFF = ((uint8_t)0x00), + TIM1_EXTTRGPSC_DIV2 = ((uint8_t)0x10), + TIM1_EXTTRGPSC_DIV4 = ((uint8_t)0x20), + TIM1_EXTTRGPSC_DIV8 = ((uint8_t)0x30) +}TIM1_ExtTRGPSC_TypeDef; + +#define IS_TIM1_EXT_PRESCALER_OK(PRESCALER) (((PRESCALER) == TIM1_EXTTRGPSC_OFF) || \ + ((PRESCALER) == TIM1_EXTTRGPSC_DIV2) || \ + ((PRESCALER) == TIM1_EXTTRGPSC_DIV4) || \ + ((PRESCALER) == TIM1_EXTTRGPSC_DIV8)) + +/** TIM1 Internal Trigger Selection */ +typedef enum +{ + TIM1_TS_TIM6 = ((uint8_t)0x00), /*!< TRIG Input source = TIM6 TRIG Output */ + TIM1_TS_TIM5 = ((uint8_t)0x30), /*!< TRIG Input source = TIM5 TRIG Output */ + TIM1_TS_TI1F_ED = ((uint8_t)0x40), + TIM1_TS_TI1FP1 = ((uint8_t)0x50), + TIM1_TS_TI2FP2 = ((uint8_t)0x60), + TIM1_TS_ETRF = ((uint8_t)0x70) +}TIM1_TS_TypeDef; + +#define IS_TIM1_TRIGGER_SELECTION_OK(SELECTION) (((SELECTION) == TIM1_TS_TI1F_ED) || \ + ((SELECTION) == TIM1_TS_TI1FP1) || \ + ((SELECTION) == TIM1_TS_TI2FP2) || \ + ((SELECTION) == TIM1_TS_ETRF) || \ + ((SELECTION) == TIM1_TS_TIM5) || \ + ((SELECTION) == TIM1_TS_TIM6)) + + +#define IS_TIM1_TIX_TRIGGER_SELECTION_OK(SELECTION) (((SELECTION) == TIM1_TS_TI1F_ED) || \ + ((SELECTION) == TIM1_TS_TI1FP1) || \ + ((SELECTION) == TIM1_TS_TI2FP2)) + +/** TIM1 TIx External Clock Source */ +typedef enum +{ + TIM1_TIXEXTERNALCLK1SOURCE_TI1ED = ((uint8_t)0x40), + TIM1_TIXEXTERNALCLK1SOURCE_TI1 = ((uint8_t)0x50), + TIM1_TIXEXTERNALCLK1SOURCE_TI2 = ((uint8_t)0x60) +}TIM1_TIxExternalCLK1Source_TypeDef; + +#define IS_TIM1_TIXCLK_SOURCE_OK(SOURCE) (((SOURCE) == TIM1_TIXEXTERNALCLK1SOURCE_TI1ED) || \ + ((SOURCE) == TIM1_TIXEXTERNALCLK1SOURCE_TI2) || \ + ((SOURCE) == TIM1_TIXEXTERNALCLK1SOURCE_TI1)) + +/** TIM1 External Trigger Polarity */ +typedef enum +{ + TIM1_EXTTRGPOLARITY_INVERTED = ((uint8_t)0x80), + TIM1_EXTTRGPOLARITY_NONINVERTED = ((uint8_t)0x00) +}TIM1_ExtTRGPolarity_TypeDef; + +#define IS_TIM1_EXT_POLARITY_OK(POLARITY) (((POLARITY) == TIM1_EXTTRGPOLARITY_INVERTED) || \ + ((POLARITY) == TIM1_EXTTRGPOLARITY_NONINVERTED)) + +/** TIM1 Prescaler Reload Mode */ +typedef enum +{ + TIM1_PSCRELOADMODE_UPDATE = ((uint8_t)0x00), + TIM1_PSCRELOADMODE_IMMEDIATE = ((uint8_t)0x01) +}TIM1_PSCReloadMode_TypeDef; + +#define IS_TIM1_PRESCALER_RELOAD_OK(RELOAD) (((RELOAD) == TIM1_PSCRELOADMODE_UPDATE) || \ + ((RELOAD) == TIM1_PSCRELOADMODE_IMMEDIATE)) + +/** TIM1 Encoder Mode */ +typedef enum +{ + TIM1_ENCODERMODE_TI1 = ((uint8_t)0x01), + TIM1_ENCODERMODE_TI2 = ((uint8_t)0x02), + TIM1_ENCODERMODE_TI12 = ((uint8_t)0x03) +}TIM1_EncoderMode_TypeDef; + +#define IS_TIM1_ENCODER_MODE_OK(MODE) (((MODE) == TIM1_ENCODERMODE_TI1) || \ + ((MODE) == TIM1_ENCODERMODE_TI2) || \ + ((MODE) == TIM1_ENCODERMODE_TI12)) + +/** TIM1 Event Source */ +typedef enum +{ + TIM1_EVENTSOURCE_UPDATE = ((uint8_t)0x01), + TIM1_EVENTSOURCE_CC1 = ((uint8_t)0x02), + TIM1_EVENTSOURCE_CC2 = ((uint8_t)0x04), + TIM1_EVENTSOURCE_CC3 = ((uint8_t)0x08), + TIM1_EVENTSOURCE_CC4 = ((uint8_t)0x10), + TIM1_EVENTSOURCE_COM = ((uint8_t)0x20), + TIM1_EVENTSOURCE_TRIGGER = ((uint8_t)0x40), + TIM1_EVENTSOURCE_BREAK = ((uint8_t)0x80) +}TIM1_EventSource_TypeDef; + +#define IS_TIM1_EVENT_SOURCE_OK(SOURCE) ((SOURCE) != 0x00) + +/** TIM1 Update Source */ +typedef enum +{ + TIM1_UPDATESOURCE_GLOBAL = ((uint8_t)0x00), + TIM1_UPDATESOURCE_REGULAR = ((uint8_t)0x01) +}TIM1_UpdateSource_TypeDef; + +#define IS_TIM1_UPDATE_SOURCE_OK(SOURCE) (((SOURCE) == TIM1_UPDATESOURCE_GLOBAL) || \ + ((SOURCE) == TIM1_UPDATESOURCE_REGULAR)) + +/** TIM1 Trigger Output Source */ +typedef enum +{ + TIM1_TRGOSOURCE_RESET = ((uint8_t)0x00), + TIM1_TRGOSOURCE_ENABLE = ((uint8_t)0x10), + TIM1_TRGOSOURCE_UPDATE = ((uint8_t)0x20), + TIM1_TRGOSource_OC1 = ((uint8_t)0x30), + TIM1_TRGOSOURCE_OC1REF = ((uint8_t)0x40), + TIM1_TRGOSOURCE_OC2REF = ((uint8_t)0x50), + TIM1_TRGOSOURCE_OC3REF = ((uint8_t)0x60) +}TIM1_TRGOSource_TypeDef; + +#define IS_TIM1_TRGO_SOURCE_OK(SOURCE) (((SOURCE) == TIM1_TRGOSOURCE_RESET) || \ + ((SOURCE) == TIM1_TRGOSOURCE_ENABLE) || \ + ((SOURCE) == TIM1_TRGOSOURCE_UPDATE) || \ + ((SOURCE) == TIM1_TRGOSource_OC1) || \ + ((SOURCE) == TIM1_TRGOSOURCE_OC1REF) || \ + ((SOURCE) == TIM1_TRGOSOURCE_OC2REF) || \ + ((SOURCE) == TIM1_TRGOSOURCE_OC3REF)) + +/** TIM1 Slave Mode */ +typedef enum +{ + TIM1_SLAVEMODE_RESET = ((uint8_t)0x04), + TIM1_SLAVEMODE_GATED = ((uint8_t)0x05), + TIM1_SLAVEMODE_TRIGGER = ((uint8_t)0x06), + TIM1_SLAVEMODE_EXTERNAL1 = ((uint8_t)0x07) +}TIM1_SlaveMode_TypeDef; + +#define IS_TIM1_SLAVE_MODE_OK(MODE) (((MODE) == TIM1_SLAVEMODE_RESET) || \ + ((MODE) == TIM1_SLAVEMODE_GATED) || \ + ((MODE) == TIM1_SLAVEMODE_TRIGGER) || \ + ((MODE) == TIM1_SLAVEMODE_EXTERNAL1)) + +/** TIM1 Flags */ +typedef enum +{ + TIM1_FLAG_UPDATE = ((uint16_t)0x0001), + TIM1_FLAG_CC1 = ((uint16_t)0x0002), + TIM1_FLAG_CC2 = ((uint16_t)0x0004), + TIM1_FLAG_CC3 = ((uint16_t)0x0008), + TIM1_FLAG_CC4 = ((uint16_t)0x0010), + TIM1_FLAG_COM = ((uint16_t)0x0020), + TIM1_FLAG_TRIGGER = ((uint16_t)0x0040), + TIM1_FLAG_BREAK = ((uint16_t)0x0080), + TIM1_FLAG_CC1OF = ((uint16_t)0x0200), + TIM1_FLAG_CC2OF = ((uint16_t)0x0400), + TIM1_FLAG_CC3OF = ((uint16_t)0x0800), + TIM1_FLAG_CC4OF = ((uint16_t)0x1000) +}TIM1_FLAG_TypeDef; + +#define IS_TIM1_GET_FLAG_OK(FLAG) (((FLAG) == TIM1_FLAG_UPDATE) || \ + ((FLAG) == TIM1_FLAG_CC1) || \ + ((FLAG) == TIM1_FLAG_CC2) || \ + ((FLAG) == TIM1_FLAG_CC3) || \ + ((FLAG) == TIM1_FLAG_CC4) || \ + ((FLAG) == TIM1_FLAG_COM) || \ + ((FLAG) == TIM1_FLAG_TRIGGER) || \ + ((FLAG) == TIM1_FLAG_BREAK) || \ + ((FLAG) == TIM1_FLAG_CC1OF) || \ + ((FLAG) == TIM1_FLAG_CC2OF) || \ + ((FLAG) == TIM1_FLAG_CC3OF) || \ + ((FLAG) == TIM1_FLAG_CC4OF)) + +#define IS_TIM1_CLEAR_FLAG_OK(FLAG) ((((uint16_t)(FLAG) & (uint16_t)0xE100) == 0x0000) && ((FLAG) != 0x0000)) + +/** TIM1 Forced Action */ +typedef enum +{ + TIM1_FORCEDACTION_ACTIVE = ((uint8_t)0x50), + TIM1_FORCEDACTION_INACTIVE = ((uint8_t)0x40) +}TIM1_ForcedAction_TypeDef; + +#define IS_TIM1_FORCED_ACTION_OK(ACTION) (((ACTION) == TIM1_FORCEDACTION_ACTIVE) || \ + ((ACTION) == TIM1_FORCEDACTION_INACTIVE)) +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup TIM1_Exported_Functions + * @{ + */ + +void TIM1_DeInit(void); +void TIM1_TimeBaseInit(uint16_t TIM1_Prescaler, + TIM1_CounterMode_TypeDef TIM1_CounterMode, + uint16_t TIM1_Period, uint8_t TIM1_RepetitionCounter); +void TIM1_OC1Init(TIM1_OCMode_TypeDef TIM1_OCMode, + TIM1_OutputState_TypeDef TIM1_OutputState, + TIM1_OutputNState_TypeDef TIM1_OutputNState, + uint16_t TIM1_Pulse, TIM1_OCPolarity_TypeDef TIM1_OCPolarity, + TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity, + TIM1_OCIdleState_TypeDef TIM1_OCIdleState, + TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState); +void TIM1_OC2Init(TIM1_OCMode_TypeDef TIM1_OCMode, + TIM1_OutputState_TypeDef TIM1_OutputState, + TIM1_OutputNState_TypeDef TIM1_OutputNState, + uint16_t TIM1_Pulse, TIM1_OCPolarity_TypeDef TIM1_OCPolarity, + TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity, + TIM1_OCIdleState_TypeDef TIM1_OCIdleState, + TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState); +void TIM1_OC3Init(TIM1_OCMode_TypeDef TIM1_OCMode, + TIM1_OutputState_TypeDef TIM1_OutputState, + TIM1_OutputNState_TypeDef TIM1_OutputNState, + uint16_t TIM1_Pulse, TIM1_OCPolarity_TypeDef TIM1_OCPolarity, + TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity, + TIM1_OCIdleState_TypeDef TIM1_OCIdleState, + TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState); +void TIM1_OC4Init(TIM1_OCMode_TypeDef TIM1_OCMode, + TIM1_OutputState_TypeDef TIM1_OutputState, uint16_t TIM1_Pulse, + TIM1_OCPolarity_TypeDef TIM1_OCPolarity, + TIM1_OCIdleState_TypeDef TIM1_OCIdleState); +void TIM1_BDTRConfig(TIM1_OSSIState_TypeDef TIM1_OSSIState, + TIM1_LockLevel_TypeDef TIM1_LockLevel, uint8_t TIM1_DeadTime, + TIM1_BreakState_TypeDef TIM1_Break, + TIM1_BreakPolarity_TypeDef TIM1_BreakPolarity, + TIM1_AutomaticOutput_TypeDef TIM1_AutomaticOutput); +void TIM1_ICInit(TIM1_Channel_TypeDef TIM1_Channel, + TIM1_ICPolarity_TypeDef TIM1_ICPolarity, + TIM1_ICSelection_TypeDef TIM1_ICSelection, + TIM1_ICPSC_TypeDef TIM1_ICPrescaler, uint8_t TIM1_ICFilter); +void TIM1_PWMIConfig(TIM1_Channel_TypeDef TIM1_Channel, + TIM1_ICPolarity_TypeDef TIM1_ICPolarity, + TIM1_ICSelection_TypeDef TIM1_ICSelection, + TIM1_ICPSC_TypeDef TIM1_ICPrescaler, uint8_t TIM1_ICFilter); +void TIM1_Cmd(FunctionalState NewState); +void TIM1_CtrlPWMOutputs(FunctionalState NewState); +void TIM1_ITConfig(TIM1_IT_TypeDef TIM1_IT, FunctionalState NewState); +void TIM1_InternalClockConfig(void); +void TIM1_ETRClockMode1Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler, + TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity, + uint8_t ExtTRGFilter); +void TIM1_ETRClockMode2Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler, + TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity, + uint8_t ExtTRGFilter); +void TIM1_ETRConfig(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler, + TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity, + uint8_t ExtTRGFilter); +void TIM1_TIxExternalClockConfig(TIM1_TIxExternalCLK1Source_TypeDef TIM1_TIxExternalCLKSource, + TIM1_ICPolarity_TypeDef TIM1_ICPolarity, + uint8_t ICFilter); +void TIM1_SelectInputTrigger(TIM1_TS_TypeDef TIM1_InputTriggerSource); +void TIM1_UpdateDisableConfig(FunctionalState NewState); +void TIM1_UpdateRequestConfig(TIM1_UpdateSource_TypeDef TIM1_UpdateSource); +void TIM1_SelectHallSensor(FunctionalState NewState); +void TIM1_SelectOnePulseMode(TIM1_OPMode_TypeDef TIM1_OPMode); +void TIM1_SelectOutputTrigger(TIM1_TRGOSource_TypeDef TIM1_TRGOSource); +void TIM1_SelectSlaveMode(TIM1_SlaveMode_TypeDef TIM1_SlaveMode); +void TIM1_SelectMasterSlaveMode(FunctionalState NewState); +void TIM1_EncoderInterfaceConfig(TIM1_EncoderMode_TypeDef TIM1_EncoderMode, + TIM1_ICPolarity_TypeDef TIM1_IC1Polarity, + TIM1_ICPolarity_TypeDef TIM1_IC2Polarity); +void TIM1_PrescalerConfig(uint16_t Prescaler, TIM1_PSCReloadMode_TypeDef TIM1_PSCReloadMode); +void TIM1_CounterModeConfig(TIM1_CounterMode_TypeDef TIM1_CounterMode); +void TIM1_ForcedOC1Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction); +void TIM1_ForcedOC2Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction); +void TIM1_ForcedOC3Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction); +void TIM1_ForcedOC4Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction); +void TIM1_ARRPreloadConfig(FunctionalState NewState); +void TIM1_SelectCOM(FunctionalState NewState); +void TIM1_CCPreloadControl(FunctionalState NewState); +void TIM1_OC1PreloadConfig(FunctionalState NewState); +void TIM1_OC2PreloadConfig(FunctionalState NewState); +void TIM1_OC3PreloadConfig(FunctionalState NewState); +void TIM1_OC4PreloadConfig(FunctionalState NewState); +void TIM1_OC1FastConfig(FunctionalState NewState); +void TIM1_OC2FastConfig(FunctionalState NewState); +void TIM1_OC3FastConfig(FunctionalState NewState); +void TIM1_OC4FastConfig(FunctionalState NewState); +void TIM1_GenerateEvent(TIM1_EventSource_TypeDef TIM1_EventSource); +void TIM1_OC1PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity); +void TIM1_OC1NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity); +void TIM1_OC2PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity); +void TIM1_OC2NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity); +void TIM1_OC3PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity); +void TIM1_OC3NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity); +void TIM1_OC4PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity); +void TIM1_CCxCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState); +void TIM1_CCxNCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState); +void TIM1_SelectOCxM(TIM1_Channel_TypeDef TIM1_Channel, TIM1_OCMode_TypeDef TIM1_OCMode); +void TIM1_SetCounter(uint16_t Counter); +void TIM1_SetAutoreload(uint16_t Autoreload); +void TIM1_SetCompare1(uint16_t Compare1); +void TIM1_SetCompare2(uint16_t Compare2); +void TIM1_SetCompare3(uint16_t Compare3); +void TIM1_SetCompare4(uint16_t Compare4); +void TIM1_SetIC1Prescaler(TIM1_ICPSC_TypeDef TIM1_IC1Prescaler); +void TIM1_SetIC2Prescaler(TIM1_ICPSC_TypeDef TIM1_IC2Prescaler); +void TIM1_SetIC3Prescaler(TIM1_ICPSC_TypeDef TIM1_IC3Prescaler); +void TIM1_SetIC4Prescaler(TIM1_ICPSC_TypeDef TIM1_IC4Prescaler); +uint16_t TIM1_GetCapture1(void); +uint16_t TIM1_GetCapture2(void); +uint16_t TIM1_GetCapture3(void); +uint16_t TIM1_GetCapture4(void); +uint16_t TIM1_GetCounter(void); +uint16_t TIM1_GetPrescaler(void); +FlagStatus TIM1_GetFlagStatus(TIM1_FLAG_TypeDef TIM1_FLAG); +void TIM1_ClearFlag(TIM1_FLAG_TypeDef TIM1_FLAG); +ITStatus TIM1_GetITStatus(TIM1_IT_TypeDef TIM1_IT); +void TIM1_ClearITPendingBit(TIM1_IT_TypeDef TIM1_IT); + +/** + * @} + */ + +#endif /* __STM8S_TIM1_H */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ \ No newline at end of file diff --git a/LOCK_STM8_BF/lib/inc/stm8s_tim2.h b/LOCK_STM8_BF/lib/inc/stm8s_tim2.h new file mode 100644 index 0000000..3f44a9b --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_tim2.h @@ -0,0 +1,342 @@ +/** + ****************************************************************************** + * @file stm8s_tim2.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the TIM2 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_TIM2_H +#define __STM8S_TIM2_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + + +/** TIM2 Forced Action */ +typedef enum +{ + TIM2_FORCEDACTION_ACTIVE = ((uint8_t)0x50), + TIM2_FORCEDACTION_INACTIVE = ((uint8_t)0x40) +}TIM2_ForcedAction_TypeDef; + +#define IS_TIM2_FORCED_ACTION_OK(ACTION) (((ACTION) == TIM2_FORCEDACTION_ACTIVE) || \ + ((ACTION) == TIM2_FORCEDACTION_INACTIVE)) + +/** TIM2 Prescaler */ +typedef enum +{ + TIM2_PRESCALER_1 = ((uint8_t)0x00), + TIM2_PRESCALER_2 = ((uint8_t)0x01), + TIM2_PRESCALER_4 = ((uint8_t)0x02), + TIM2_PRESCALER_8 = ((uint8_t)0x03), + TIM2_PRESCALER_16 = ((uint8_t)0x04), + TIM2_PRESCALER_32 = ((uint8_t)0x05), + TIM2_PRESCALER_64 = ((uint8_t)0x06), + TIM2_PRESCALER_128 = ((uint8_t)0x07), + TIM2_PRESCALER_256 = ((uint8_t)0x08), + TIM2_PRESCALER_512 = ((uint8_t)0x09), + TIM2_PRESCALER_1024 = ((uint8_t)0x0A), + TIM2_PRESCALER_2048 = ((uint8_t)0x0B), + TIM2_PRESCALER_4096 = ((uint8_t)0x0C), + TIM2_PRESCALER_8192 = ((uint8_t)0x0D), + TIM2_PRESCALER_16384 = ((uint8_t)0x0E), + TIM2_PRESCALER_32768 = ((uint8_t)0x0F) +}TIM2_Prescaler_TypeDef; + +#define IS_TIM2_PRESCALER_OK(PRESCALER) (((PRESCALER) == TIM2_PRESCALER_1 ) || \ + ((PRESCALER) == TIM2_PRESCALER_2 ) || \ + ((PRESCALER) == TIM2_PRESCALER_4 ) || \ + ((PRESCALER) == TIM2_PRESCALER_8 ) || \ + ((PRESCALER) == TIM2_PRESCALER_16 ) || \ + ((PRESCALER) == TIM2_PRESCALER_32 ) || \ + ((PRESCALER) == TIM2_PRESCALER_64 ) || \ + ((PRESCALER) == TIM2_PRESCALER_128 ) || \ + ((PRESCALER) == TIM2_PRESCALER_256 ) || \ + ((PRESCALER) == TIM2_PRESCALER_512 ) || \ + ((PRESCALER) == TIM2_PRESCALER_1024 ) || \ + ((PRESCALER) == TIM2_PRESCALER_2048 ) || \ + ((PRESCALER) == TIM2_PRESCALER_4096 ) || \ + ((PRESCALER) == TIM2_PRESCALER_8192 ) || \ + ((PRESCALER) == TIM2_PRESCALER_16384 ) || \ + ((PRESCALER) == TIM2_PRESCALER_32768 )) + +/** TIM2 Output Compare and PWM modes */ +typedef enum +{ + TIM2_OCMODE_TIMING = ((uint8_t)0x00), + TIM2_OCMODE_ACTIVE = ((uint8_t)0x10), + TIM2_OCMODE_INACTIVE = ((uint8_t)0x20), + TIM2_OCMODE_TOGGLE = ((uint8_t)0x30), + TIM2_OCMODE_PWM1 = ((uint8_t)0x60), + TIM2_OCMODE_PWM2 = ((uint8_t)0x70) +}TIM2_OCMode_TypeDef; + +#define IS_TIM2_OC_MODE_OK(MODE) (((MODE) == TIM2_OCMODE_TIMING) || \ + ((MODE) == TIM2_OCMODE_ACTIVE) || \ + ((MODE) == TIM2_OCMODE_INACTIVE) || \ + ((MODE) == TIM2_OCMODE_TOGGLE)|| \ + ((MODE) == TIM2_OCMODE_PWM1) || \ + ((MODE) == TIM2_OCMODE_PWM2)) + +#define IS_TIM2_OCM_OK(MODE)(((MODE) == TIM2_OCMODE_TIMING) || \ + ((MODE) == TIM2_OCMODE_ACTIVE) || \ + ((MODE) == TIM2_OCMODE_INACTIVE) || \ + ((MODE) == TIM2_OCMODE_TOGGLE)|| \ + ((MODE) == TIM2_OCMODE_PWM1) || \ + ((MODE) == TIM2_OCMODE_PWM2) || \ + ((MODE) == (uint8_t)TIM2_FORCEDACTION_ACTIVE) || \ + ((MODE) == (uint8_t)TIM2_FORCEDACTION_INACTIVE)) + +/** TIM2 One Pulse Mode */ +typedef enum +{ + TIM2_OPMODE_SINGLE = ((uint8_t)0x01), + TIM2_OPMODE_REPETITIVE = ((uint8_t)0x00) +}TIM2_OPMode_TypeDef; + +#define IS_TIM2_OPM_MODE_OK(MODE) (((MODE) == TIM2_OPMODE_SINGLE) || \ + ((MODE) == TIM2_OPMODE_REPETITIVE)) + +/** TIM2 Channel */ +typedef enum +{ + TIM2_CHANNEL_1 = ((uint8_t)0x00), + TIM2_CHANNEL_2 = ((uint8_t)0x01), + TIM2_CHANNEL_3 = ((uint8_t)0x02) +}TIM2_Channel_TypeDef; + +#define IS_TIM2_CHANNEL_OK(CHANNEL) (((CHANNEL) == TIM2_CHANNEL_1) || \ + ((CHANNEL) == TIM2_CHANNEL_2) || \ + ((CHANNEL) == TIM2_CHANNEL_3)) + +#define IS_TIM2_PWMI_CHANNEL_OK(CHANNEL) (((CHANNEL) == TIM2_CHANNEL_1) || \ + ((CHANNEL) == TIM2_CHANNEL_2)) + +/** TIM2 Output Compare Polarity */ +typedef enum +{ + TIM2_OCPOLARITY_HIGH = ((uint8_t)0x00), + TIM2_OCPOLARITY_LOW = ((uint8_t)0x22) +}TIM2_OCPolarity_TypeDef; + +#define IS_TIM2_OC_POLARITY_OK(POLARITY) (((POLARITY) == TIM2_OCPOLARITY_HIGH) || \ + ((POLARITY) == TIM2_OCPOLARITY_LOW)) + +/** TIM2 Output Compare states */ +typedef enum +{ + TIM2_OUTPUTSTATE_DISABLE = ((uint8_t)0x00), + TIM2_OUTPUTSTATE_ENABLE = ((uint8_t)0x11) +}TIM2_OutputState_TypeDef; + +#define IS_TIM2_OUTPUT_STATE_OK(STATE) (((STATE) == TIM2_OUTPUTSTATE_DISABLE) || \ + ((STATE) == TIM2_OUTPUTSTATE_ENABLE)) + +/** TIM2 Input Capture Polarity */ +typedef enum +{ + TIM2_ICPOLARITY_RISING = ((uint8_t)0x00), + TIM2_ICPOLARITY_FALLING = ((uint8_t)0x44) +}TIM2_ICPolarity_TypeDef; + +#define IS_TIM2_IC_POLARITY_OK(POLARITY) (((POLARITY) == TIM2_ICPOLARITY_RISING) || \ + ((POLARITY) == TIM2_ICPOLARITY_FALLING)) + +/** TIM2 Input Capture Selection */ +typedef enum +{ + TIM2_ICSELECTION_DIRECTTI = ((uint8_t)0x01), + TIM2_ICSELECTION_INDIRECTTI = ((uint8_t)0x02), + TIM2_ICSELECTION_TRGI = ((uint8_t)0x03) +}TIM2_ICSelection_TypeDef; + +#define IS_TIM2_IC_SELECTION_OK(SELECTION) (((SELECTION) == TIM2_ICSELECTION_DIRECTTI) || \ + ((SELECTION) == TIM2_ICSELECTION_INDIRECTTI) || \ + ((SELECTION) == TIM2_ICSELECTION_TRGI)) + +#define IS_TIM2_IC_SELECTION1_OK(SELECTION) (((SELECTION) == TIM2_ICSELECTION_DIRECTTI) || \ + ((SELECTION) == TIM2_ICSELECTION_TRGI)) + +/** TIM2 Input Capture Prescaler */ +typedef enum +{ + TIM2_ICPSC_DIV1 = ((uint8_t)0x00), + TIM2_ICPSC_DIV2 = ((uint8_t)0x04), + TIM2_ICPSC_DIV4 = ((uint8_t)0x08), + TIM2_ICPSC_DIV8 = ((uint8_t)0x0C) +}TIM2_ICPSC_TypeDef; + +#define IS_TIM2_IC_PRESCALER_OK(PRESCALER) (((PRESCALER) == TIM2_ICPSC_DIV1) || \ + ((PRESCALER) == TIM2_ICPSC_DIV2) || \ + ((PRESCALER) == TIM2_ICPSC_DIV4) || \ + ((PRESCALER) == TIM2_ICPSC_DIV8)) + +/** TIM2 Input Capture Filer Value */ +#define IS_TIM2_IC_FILTER_OK(ICFILTER) ((ICFILTER) <= 0x0F) + +/** TIM2 interrupt sources */ +typedef enum +{ + TIM2_IT_UPDATE = ((uint8_t)0x01), + TIM2_IT_CC1 = ((uint8_t)0x02), + TIM2_IT_CC2 = ((uint8_t)0x04), + TIM2_IT_CC3 = ((uint8_t)0x08) +}TIM2_IT_TypeDef; + +#define IS_TIM2_IT_OK(IT) (((IT) != 0x00) && ((IT) <= 0x0F)) + +#define IS_TIM2_GET_IT_OK(IT) (((IT) == TIM2_IT_UPDATE) || \ + ((IT) == TIM2_IT_CC1) || \ + ((IT) == TIM2_IT_CC2) || \ + ((IT) == TIM2_IT_CC3)) + +/** TIM2 Prescaler Reload Mode */ +typedef enum +{ + TIM2_PSCRELOADMODE_UPDATE = ((uint8_t)0x00), + TIM2_PSCRELOADMODE_IMMEDIATE = ((uint8_t)0x01) +}TIM2_PSCReloadMode_TypeDef; + +#define IS_TIM2_PRESCALER_RELOAD_OK(RELOAD) (((RELOAD) == TIM2_PSCRELOADMODE_UPDATE) || \ + ((RELOAD) == TIM2_PSCRELOADMODE_IMMEDIATE)) + +/** TIM2 Event Source */ +typedef enum +{ + TIM2_EVENTSOURCE_UPDATE = ((uint8_t)0x01), + TIM2_EVENTSOURCE_CC1 = ((uint8_t)0x02), + TIM2_EVENTSOURCE_CC2 = ((uint8_t)0x04), + TIM2_EVENTSOURCE_CC3 = ((uint8_t)0x08) +}TIM2_EventSource_TypeDef; + +#define IS_TIM2_EVENT_SOURCE_OK(SOURCE) (((SOURCE) != 0x00)) + +/** TIM2 Update Source */ +typedef enum +{ + TIM2_UPDATESOURCE_GLOBAL = ((uint8_t)0x00), + TIM2_UPDATESOURCE_REGULAR = ((uint8_t)0x01) +}TIM2_UpdateSource_TypeDef; + +#define IS_TIM2_UPDATE_SOURCE_OK(SOURCE) (((SOURCE) == TIM2_UPDATESOURCE_GLOBAL) || \ + ((SOURCE) == TIM2_UPDATESOURCE_REGULAR)) + +/** TIM2 Flags */ +typedef enum +{ + TIM2_FLAG_UPDATE = ((uint16_t)0x0001), + TIM2_FLAG_CC1 = ((uint16_t)0x0002), + TIM2_FLAG_CC2 = ((uint16_t)0x0004), + TIM2_FLAG_CC3 = ((uint16_t)0x0008), + TIM2_FLAG_CC1OF = ((uint16_t)0x0200), + TIM2_FLAG_CC2OF = ((uint16_t)0x0400), + TIM2_FLAG_CC3OF = ((uint16_t)0x0800) +}TIM2_FLAG_TypeDef; + +#define IS_TIM2_GET_FLAG_OK(FLAG) (((FLAG) == TIM2_FLAG_UPDATE) || \ + ((FLAG) == TIM2_FLAG_CC1) || \ + ((FLAG) == TIM2_FLAG_CC2) || \ + ((FLAG) == TIM2_FLAG_CC3) || \ + ((FLAG) == TIM2_FLAG_CC1OF) || \ + ((FLAG) == TIM2_FLAG_CC2OF) || \ + ((FLAG) == TIM2_FLAG_CC3OF)) + +#define IS_TIM2_CLEAR_FLAG_OK(FLAG) ((((uint16_t)(FLAG) & 0xF1F0) == 0x0000) && ((uint16_t)(FLAG) != 0x0000)) + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup TIM2_Exported_Functions + * @{ + */ + +void TIM2_DeInit(void); +void TIM2_TimeBaseInit(TIM2_Prescaler_TypeDef TIM2_Prescaler, uint16_t TIM2_Period); +void TIM2_OC1Init(TIM2_OCMode_TypeDef TIM2_OCMode, TIM2_OutputState_TypeDef TIM2_OutputState, uint16_t TIM2_Pulse, TIM2_OCPolarity_TypeDef TIM2_OCPolarity); +void TIM2_OC2Init(TIM2_OCMode_TypeDef TIM2_OCMode, TIM2_OutputState_TypeDef TIM2_OutputState, uint16_t TIM2_Pulse, TIM2_OCPolarity_TypeDef TIM2_OCPolarity); +void TIM2_OC3Init(TIM2_OCMode_TypeDef TIM2_OCMode, TIM2_OutputState_TypeDef TIM2_OutputState, uint16_t TIM2_Pulse, TIM2_OCPolarity_TypeDef TIM2_OCPolarity); +void TIM2_ICInit(TIM2_Channel_TypeDef TIM2_Channel, TIM2_ICPolarity_TypeDef TIM2_ICPolarity, TIM2_ICSelection_TypeDef TIM2_ICSelection, TIM2_ICPSC_TypeDef TIM2_ICPrescaler, uint8_t TIM2_ICFilter); +void TIM2_PWMIConfig(TIM2_Channel_TypeDef TIM2_Channel, TIM2_ICPolarity_TypeDef TIM2_ICPolarity, TIM2_ICSelection_TypeDef TIM2_ICSelection, TIM2_ICPSC_TypeDef TIM2_ICPrescaler, uint8_t TIM2_ICFilter); +void TIM2_Cmd(FunctionalState NewState); +void TIM2_ITConfig(TIM2_IT_TypeDef TIM2_IT, FunctionalState NewState); +void TIM2_InternalClockConfig(void); +void TIM2_UpdateDisableConfig(FunctionalState NewState); +void TIM2_UpdateRequestConfig(TIM2_UpdateSource_TypeDef TIM2_UpdateSource); +void TIM2_SelectOnePulseMode(TIM2_OPMode_TypeDef TIM2_OPMode); +void TIM2_PrescalerConfig(TIM2_Prescaler_TypeDef Prescaler, TIM2_PSCReloadMode_TypeDef TIM2_PSCReloadMode); +void TIM2_ForcedOC1Config(TIM2_ForcedAction_TypeDef TIM2_ForcedAction); +void TIM2_ForcedOC2Config(TIM2_ForcedAction_TypeDef TIM2_ForcedAction); +void TIM2_ForcedOC3Config(TIM2_ForcedAction_TypeDef TIM2_ForcedAction); +void TIM2_ARRPreloadConfig(FunctionalState NewState); +void TIM2_CCPreloadControl(FunctionalState NewState); +void TIM2_OC1PreloadConfig(FunctionalState NewState); +void TIM2_OC2PreloadConfig(FunctionalState NewState); +void TIM2_OC3PreloadConfig(FunctionalState NewState); +void TIM2_GenerateEvent(TIM2_EventSource_TypeDef TIM2_EventSource); +void TIM2_OC1PolarityConfig(TIM2_OCPolarity_TypeDef TIM2_OCPolarity); +void TIM2_OC2PolarityConfig(TIM2_OCPolarity_TypeDef TIM2_OCPolarity); +void TIM2_OC3PolarityConfig(TIM2_OCPolarity_TypeDef TIM2_OCPolarity); +void TIM2_CCxCmd(TIM2_Channel_TypeDef TIM2_Channel, FunctionalState NewState); +void TIM2_SelectOCxM(TIM2_Channel_TypeDef TIM2_Channel, TIM2_OCMode_TypeDef TIM2_OCMode); +void TIM2_SetCounter(uint16_t Counter); +void TIM2_SetAutoreload(uint16_t Autoreload); +void TIM2_SetCompare1(uint16_t Compare1); +void TIM2_SetCompare2(uint16_t Compare2); +void TIM2_SetCompare3(uint16_t Compare3); +void TIM2_SetIC1Prescaler(TIM2_ICPSC_TypeDef TIM2_IC1Prescaler); +void TIM2_SetIC2Prescaler(TIM2_ICPSC_TypeDef TIM2_IC2Prescaler); +void TIM2_SetIC3Prescaler(TIM2_ICPSC_TypeDef TIM2_IC3Prescaler); +uint16_t TIM2_GetCapture1(void); +uint16_t TIM2_GetCapture2(void); +uint16_t TIM2_GetCapture3(void); +uint16_t TIM2_GetCounter(void); +TIM2_Prescaler_TypeDef TIM2_GetPrescaler(void); +FlagStatus TIM2_GetFlagStatus(TIM2_FLAG_TypeDef TIM2_FLAG); +void TIM2_ClearFlag(TIM2_FLAG_TypeDef TIM2_FLAG); +ITStatus TIM2_GetITStatus(TIM2_IT_TypeDef TIM2_IT); +void TIM2_ClearITPendingBit(TIM2_IT_TypeDef TIM2_IT); + +/** + * @} + */ + +#endif /* __STM8S_TIM2_H */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_tim3.h b/LOCK_STM8_BF/lib/inc/stm8s_tim3.h new file mode 100644 index 0000000..9472766 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_tim3.h @@ -0,0 +1,327 @@ +/** + ****************************************************************************** + * @file stm8s_tim3.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the TIM3 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_TIM3_H +#define __STM8S_TIM3_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup TIM3_Exported_Types + * @{ + */ + +/** TIM3 Forced Action */ +typedef enum +{ + TIM3_FORCEDACTION_ACTIVE = ((uint8_t)0x50), + TIM3_FORCEDACTION_INACTIVE = ((uint8_t)0x40) +} TIM3_ForcedAction_TypeDef; + +#define IS_TIM3_FORCED_ACTION_OK(ACTION) (((ACTION) == TIM3_FORCEDACTION_ACTIVE) || \ + ((ACTION) == TIM3_FORCEDACTION_INACTIVE)) + +/** TIM3 Prescaler */ +typedef enum +{ + TIM3_PRESCALER_1 = ((uint8_t)0x00), + TIM3_PRESCALER_2 = ((uint8_t)0x01), + TIM3_PRESCALER_4 = ((uint8_t)0x02), + TIM3_PRESCALER_8 = ((uint8_t)0x03), + TIM3_PRESCALER_16 = ((uint8_t)0x04), + TIM3_PRESCALER_32 = ((uint8_t)0x05), + TIM3_PRESCALER_64 = ((uint8_t)0x06), + TIM3_PRESCALER_128 = ((uint8_t)0x07), + TIM3_PRESCALER_256 = ((uint8_t)0x08), + TIM3_PRESCALER_512 = ((uint8_t)0x09), + TIM3_PRESCALER_1024 = ((uint8_t)0x0A), + TIM3_PRESCALER_2048 = ((uint8_t)0x0B), + TIM3_PRESCALER_4096 = ((uint8_t)0x0C), + TIM3_PRESCALER_8192 = ((uint8_t)0x0D), + TIM3_PRESCALER_16384 = ((uint8_t)0x0E), + TIM3_PRESCALER_32768 = ((uint8_t)0x0F) +} TIM3_Prescaler_TypeDef; + +#define IS_TIM3_PRESCALER_OK(PRESCALER) (((PRESCALER) == TIM3_PRESCALER_1 ) || \ + ((PRESCALER) == TIM3_PRESCALER_2 ) || \ + ((PRESCALER) == TIM3_PRESCALER_4 ) || \ + ((PRESCALER) == TIM3_PRESCALER_8 ) || \ + ((PRESCALER) == TIM3_PRESCALER_16 ) || \ + ((PRESCALER) == TIM3_PRESCALER_32 ) || \ + ((PRESCALER) == TIM3_PRESCALER_64 ) || \ + ((PRESCALER) == TIM3_PRESCALER_128 ) || \ + ((PRESCALER) == TIM3_PRESCALER_256 ) || \ + ((PRESCALER) == TIM3_PRESCALER_512 ) || \ + ((PRESCALER) == TIM3_PRESCALER_1024 ) || \ + ((PRESCALER) == TIM3_PRESCALER_2048 ) || \ + ((PRESCALER) == TIM3_PRESCALER_4096 ) || \ + ((PRESCALER) == TIM3_PRESCALER_8192 ) || \ + ((PRESCALER) == TIM3_PRESCALER_16384 ) || \ + ((PRESCALER) == TIM3_PRESCALER_32768 )) + +/** TIM3 Output Compare and PWM modes */ +typedef enum +{ + TIM3_OCMODE_TIMING = ((uint8_t)0x00), + TIM3_OCMODE_ACTIVE = ((uint8_t)0x10), + TIM3_OCMODE_INACTIVE = ((uint8_t)0x20), + TIM3_OCMODE_TOGGLE = ((uint8_t)0x30), + TIM3_OCMODE_PWM1 = ((uint8_t)0x60), + TIM3_OCMODE_PWM2 = ((uint8_t)0x70) +} TIM3_OCMode_TypeDef; + +#define IS_TIM3_OC_MODE_OK(MODE) (((MODE) == TIM3_OCMODE_TIMING) || \ + ((MODE) == TIM3_OCMODE_ACTIVE) || \ + ((MODE) == TIM3_OCMODE_INACTIVE) || \ + ((MODE) == TIM3_OCMODE_TOGGLE)|| \ + ((MODE) == TIM3_OCMODE_PWM1) || \ + ((MODE) == TIM3_OCMODE_PWM2)) + +#define IS_TIM3_OCM_OK(MODE)(((MODE) == TIM3_OCMODE_TIMING) || \ + ((MODE) == TIM3_OCMODE_ACTIVE) || \ + ((MODE) == TIM3_OCMODE_INACTIVE) || \ + ((MODE) == TIM3_OCMODE_TOGGLE)|| \ + ((MODE) == TIM3_OCMODE_PWM1) || \ + ((MODE) == TIM3_OCMODE_PWM2) || \ + ((MODE) == (uint8_t)TIM3_FORCEDACTION_ACTIVE) || \ + ((MODE) == (uint8_t)TIM3_FORCEDACTION_INACTIVE)) + +/** TIM3 One Pulse Mode */ +typedef enum +{ + TIM3_OPMODE_SINGLE = ((uint8_t)0x01), + TIM3_OPMODE_REPETITIVE = ((uint8_t)0x00) +} TIM3_OPMode_TypeDef; + +#define IS_TIM3_OPM_MODE_OK(MODE) (((MODE) == TIM3_OPMODE_SINGLE) || \ + ((MODE) == TIM3_OPMODE_REPETITIVE)) + +/** TIM3 Channel */ + +typedef enum +{ + TIM3_CHANNEL_1 = ((uint8_t)0x00), + TIM3_CHANNEL_2 = ((uint8_t)0x01) +} TIM3_Channel_TypeDef; + +#define IS_TIM3_CHANNEL_OK(CHANNEL) (((CHANNEL) == TIM3_CHANNEL_1) || \ + ((CHANNEL) == TIM3_CHANNEL_2)) + +#define IS_TIM3_PWMI_CHANNEL_OK(CHANNEL) (((CHANNEL) == TIM3_CHANNEL_1) || \ + ((CHANNEL) == TIM3_CHANNEL_2)) + +/** TIM3 Output Compare Polarity */ +typedef enum +{ + TIM3_OCPOLARITY_HIGH = ((uint8_t)0x00), + TIM3_OCPOLARITY_LOW = ((uint8_t)0x22) +} TIM3_OCPolarity_TypeDef; + +#define IS_TIM3_OC_POLARITY_OK(POLARITY) (((POLARITY) == TIM3_OCPOLARITY_HIGH) || \ + ((POLARITY) == TIM3_OCPOLARITY_LOW)) + +/** TIM3 Output Compare states */ +typedef enum +{ + TIM3_OUTPUTSTATE_DISABLE = ((uint8_t)0x00), + TIM3_OUTPUTSTATE_ENABLE = ((uint8_t)0x11) +} TIM3_OutputState_TypeDef; + +#define IS_TIM3_OUTPUT_STATE_OK(STATE) (((STATE) == TIM3_OUTPUTSTATE_DISABLE) || \ + ((STATE) == TIM3_OUTPUTSTATE_ENABLE)) + +/** TIM3 Input Capture Polarity */ +typedef enum +{ + TIM3_ICPOLARITY_RISING = ((uint8_t)0x00), + TIM3_ICPOLARITY_FALLING = ((uint8_t)0x44) +} TIM3_ICPolarity_TypeDef; + +#define IS_TIM3_IC_POLARITY_OK(POLARITY) (((POLARITY) == TIM3_ICPOLARITY_RISING) || \ + ((POLARITY) == TIM3_ICPOLARITY_FALLING)) + +/** TIM3 Input Capture Selection */ +typedef enum +{ + TIM3_ICSELECTION_DIRECTTI = ((uint8_t)0x01), + TIM3_ICSELECTION_INDIRECTTI = ((uint8_t)0x02), + TIM3_ICSELECTION_TRGI = ((uint8_t)0x03) +} TIM3_ICSelection_TypeDef; + +#define IS_TIM3_IC_SELECTION_OK(SELECTION) (((SELECTION) == TIM3_ICSELECTION_DIRECTTI) || \ + ((SELECTION) == TIM3_ICSELECTION_INDIRECTTI) || \ + ((SELECTION) == TIM3_ICSELECTION_TRGI)) + +/** TIM3 Input Capture Prescaler */ +typedef enum +{ + TIM3_ICPSC_DIV1 = ((uint8_t)0x00), + TIM3_ICPSC_DIV2 = ((uint8_t)0x04), + TIM3_ICPSC_DIV4 = ((uint8_t)0x08), + TIM3_ICPSC_DIV8 = ((uint8_t)0x0C) +} TIM3_ICPSC_TypeDef; + +#define IS_TIM3_IC_PRESCALER_OK(PRESCALER) (((PRESCALER) == TIM3_ICPSC_DIV1) || \ + ((PRESCALER) == TIM3_ICPSC_DIV2) || \ + ((PRESCALER) == TIM3_ICPSC_DIV4) || \ + ((PRESCALER) == TIM3_ICPSC_DIV8)) + +/** TIM3 Input Capture Filer Value */ +#define IS_TIM3_IC_FILTER_OK(ICFILTER) ((ICFILTER) <= 0x0F) + +/** TIM3 interrupt sources */ +typedef enum +{ + TIM3_IT_UPDATE = ((uint8_t)0x01), + TIM3_IT_CC1 = ((uint8_t)0x02), + TIM3_IT_CC2 = ((uint8_t)0x04) +} TIM3_IT_TypeDef; + +#define IS_TIM3_IT_OK(IT) (((IT) != 0x00) && ((IT) <= 0x07)) + +#define IS_TIM3_GET_IT_OK(IT) (((IT) == TIM3_IT_UPDATE) || \ + ((IT) == TIM3_IT_CC1) || \ + ((IT) == TIM3_IT_CC2)) + +/** TIM3 Prescaler Reload Mode */ +typedef enum +{ + TIM3_PSCRELOADMODE_UPDATE = ((uint8_t)0x00), + TIM3_PSCRELOADMODE_IMMEDIATE = ((uint8_t)0x01) +} TIM3_PSCReloadMode_TypeDef; + +#define IS_TIM3_PRESCALER_RELOAD_OK(RELOAD) (((RELOAD) == TIM3_PSCRELOADMODE_UPDATE) || \ + ((RELOAD) == TIM3_PSCRELOADMODE_IMMEDIATE)) + +/** TIM3 Event Source */ +typedef enum +{ + TIM3_EVENTSOURCE_UPDATE = ((uint8_t)0x01), + TIM3_EVENTSOURCE_CC1 = ((uint8_t)0x02), + TIM3_EVENTSOURCE_CC2 = ((uint8_t)0x04) +} TIM3_EventSource_TypeDef; + +#define IS_TIM3_EVENT_SOURCE_OK(SOURCE) (((SOURCE) != 0x00)) + +/** TIM3 Update Source */ +typedef enum +{ + TIM3_UPDATESOURCE_GLOBAL = ((uint8_t)0x00), + TIM3_UPDATESOURCE_REGULAR = ((uint8_t)0x01) +} TIM3_UpdateSource_TypeDef; + +#define IS_TIM3_UPDATE_SOURCE_OK(SOURCE) (((SOURCE) == TIM3_UPDATESOURCE_GLOBAL) || \ + ((SOURCE) == TIM3_UPDATESOURCE_REGULAR)) + +/** TIM3 Flags */ +typedef enum +{ + TIM3_FLAG_UPDATE = ((uint16_t)0x0001), + TIM3_FLAG_CC1 = ((uint16_t)0x0002), + TIM3_FLAG_CC2 = ((uint16_t)0x0004), + TIM3_FLAG_CC1OF = ((uint16_t)0x0200), + TIM3_FLAG_CC2OF = ((uint16_t)0x0400) +} TIM3_FLAG_TypeDef; + +#define IS_TIM3_GET_FLAG_OK(FLAG) (((FLAG) == TIM3_FLAG_UPDATE) || \ + ((FLAG) == TIM3_FLAG_CC1) || \ + ((FLAG) == TIM3_FLAG_CC2) || \ + ((FLAG) == TIM3_FLAG_CC1OF) || \ + ((FLAG) == TIM3_FLAG_CC2OF) ) + +#define IS_TIM3_CLEAR_FLAG_OK(FLAG) ((((uint16_t)(FLAG) & 0xF9F8) == 0x0000) && ((uint16_t)(FLAG)!= 0x0000)) + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup TIM3_Exported_Functions + * @{ + */ + +void TIM3_DeInit(void); +void TIM3_TimeBaseInit(TIM3_Prescaler_TypeDef TIM3_Prescaler, uint16_t TIM3_Period); +void TIM3_OC1Init(TIM3_OCMode_TypeDef TIM3_OCMode, TIM3_OutputState_TypeDef TIM3_OutputState, uint16_t TIM3_Pulse, TIM3_OCPolarity_TypeDef TIM3_OCPolarity); +void TIM3_OC2Init(TIM3_OCMode_TypeDef TIM3_OCMode, TIM3_OutputState_TypeDef TIM3_OutputState, uint16_t TIM3_Pulse, TIM3_OCPolarity_TypeDef TIM3_OCPolarity); +void TIM3_ICInit(TIM3_Channel_TypeDef TIM3_Channel, TIM3_ICPolarity_TypeDef TIM3_ICPolarity, TIM3_ICSelection_TypeDef TIM3_ICSelection, TIM3_ICPSC_TypeDef TIM3_ICPrescaler, uint8_t TIM3_ICFilter); +void TIM3_PWMIConfig(TIM3_Channel_TypeDef TIM3_Channel, TIM3_ICPolarity_TypeDef TIM3_ICPolarity, TIM3_ICSelection_TypeDef TIM3_ICSelection, TIM3_ICPSC_TypeDef TIM3_ICPrescaler, uint8_t TIM3_ICFilter); +void TIM3_Cmd(FunctionalState NewState); +void TIM3_ITConfig(TIM3_IT_TypeDef TIM3_IT, FunctionalState NewState); +void TIM3_InternalClockConfig(void); +void TIM3_UpdateDisableConfig(FunctionalState NewState); +void TIM3_UpdateRequestConfig(TIM3_UpdateSource_TypeDef TIM3_UpdateSource); +void TIM3_SelectOnePulseMode(TIM3_OPMode_TypeDef TIM3_OPMode); +void TIM3_PrescalerConfig(TIM3_Prescaler_TypeDef Prescaler, TIM3_PSCReloadMode_TypeDef TIM3_PSCReloadMode); +void TIM3_ForcedOC1Config(TIM3_ForcedAction_TypeDef TIM3_ForcedAction); +void TIM3_ForcedOC2Config(TIM3_ForcedAction_TypeDef TIM3_ForcedAction); +void TIM3_ARRPreloadConfig(FunctionalState NewState); +void TIM3_CCPreloadControl(FunctionalState NewState); +void TIM3_OC1PreloadConfig(FunctionalState NewState); +void TIM3_OC2PreloadConfig(FunctionalState NewState); +void TIM3_GenerateEvent(TIM3_EventSource_TypeDef TIM3_EventSource); +void TIM3_OC1PolarityConfig(TIM3_OCPolarity_TypeDef TIM3_OCPolarity); +void TIM3_OC2PolarityConfig(TIM3_OCPolarity_TypeDef TIM3_OCPolarity); +void TIM3_CCxCmd(TIM3_Channel_TypeDef TIM3_Channel, FunctionalState NewState); +void TIM3_SelectOCxM(TIM3_Channel_TypeDef TIM3_Channel, TIM3_OCMode_TypeDef TIM3_OCMode); +void TIM3_SetCounter(uint16_t Counter); +void TIM3_SetAutoreload(uint16_t Autoreload); +void TIM3_SetCompare1(uint16_t Compare1); +void TIM3_SetCompare2(uint16_t Compare2); +void TIM3_SetIC1Prescaler(TIM3_ICPSC_TypeDef TIM3_IC1Prescaler); +void TIM3_SetIC2Prescaler(TIM3_ICPSC_TypeDef TIM3_IC2Prescaler); +uint16_t TIM3_GetCapture1(void); +uint16_t TIM3_GetCapture2(void); +uint16_t TIM3_GetCounter(void); +TIM3_Prescaler_TypeDef TIM3_GetPrescaler(void); +FlagStatus TIM3_GetFlagStatus(TIM3_FLAG_TypeDef TIM3_FLAG); +void TIM3_ClearFlag(TIM3_FLAG_TypeDef TIM3_FLAG); +ITStatus TIM3_GetITStatus(TIM3_IT_TypeDef TIM3_IT); +void TIM3_ClearITPendingBit(TIM3_IT_TypeDef TIM3_IT); + +/** + * @} + */ + +#endif /* __STM8S_TIM3_H */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_tim4.h b/LOCK_STM8_BF/lib/inc/stm8s_tim4.h new file mode 100644 index 0000000..ee12eb2 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_tim4.h @@ -0,0 +1,169 @@ +/** + ****************************************************************************** + * @file stm8s_tim4.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the TIM4 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_TIM4_H +#define __STM8S_TIM4_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup TIM4_Exported_Types + * @{ + */ + + + +/** TIM4 Prescaler */ +typedef enum +{ + TIM4_PRESCALER_1 = ((uint8_t)0x00), + TIM4_PRESCALER_2 = ((uint8_t)0x01), + TIM4_PRESCALER_4 = ((uint8_t)0x02), + TIM4_PRESCALER_8 = ((uint8_t)0x03), + TIM4_PRESCALER_16 = ((uint8_t)0x04), + TIM4_PRESCALER_32 = ((uint8_t)0x05), + TIM4_PRESCALER_64 = ((uint8_t)0x06), + TIM4_PRESCALER_128 = ((uint8_t)0x07) +} TIM4_Prescaler_TypeDef; + +#define IS_TIM4_PRESCALER_OK(PRESCALER) (((PRESCALER) == TIM4_PRESCALER_1 ) || \ + ((PRESCALER) == TIM4_PRESCALER_2 ) || \ + ((PRESCALER) == TIM4_PRESCALER_4 ) || \ + ((PRESCALER) == TIM4_PRESCALER_8 ) || \ + ((PRESCALER) == TIM4_PRESCALER_16 ) || \ + ((PRESCALER) == TIM4_PRESCALER_32 ) || \ + ((PRESCALER) == TIM4_PRESCALER_64 ) || \ + ((PRESCALER) == TIM4_PRESCALER_128 ) ) + +/** TIM4 One Pulse Mode */ +typedef enum +{ + TIM4_OPMODE_SINGLE = ((uint8_t)0x01), + TIM4_OPMODE_REPETITIVE = ((uint8_t)0x00) +} TIM4_OPMode_TypeDef; + +#define IS_TIM4_OPM_MODE_OK(MODE) (((MODE) == TIM4_OPMODE_SINGLE) || \ + ((MODE) == TIM4_OPMODE_REPETITIVE)) + +/** TIM4 Prescaler Reload Mode */ +typedef enum +{ + TIM4_PSCRELOADMODE_UPDATE = ((uint8_t)0x00), + TIM4_PSCRELOADMODE_IMMEDIATE = ((uint8_t)0x01) +} TIM4_PSCReloadMode_TypeDef; + +#define IS_TIM4_PRESCALER_RELOAD_OK(RELOAD) (((RELOAD) == TIM4_PSCRELOADMODE_UPDATE) || \ + ((RELOAD) == TIM4_PSCRELOADMODE_IMMEDIATE)) + +/** TIM4 Update Source */ +typedef enum +{ + TIM4_UPDATESOURCE_GLOBAL = ((uint8_t)0x00), + TIM4_UPDATESOURCE_REGULAR = ((uint8_t)0x01) +} TIM4_UpdateSource_TypeDef; + +#define IS_TIM4_UPDATE_SOURCE_OK(SOURCE) (((SOURCE) == TIM4_UPDATESOURCE_GLOBAL) || \ + ((SOURCE) == TIM4_UPDATESOURCE_REGULAR)) + +/** TIM4 Event Source */ +typedef enum +{ + TIM4_EVENTSOURCE_UPDATE = ((uint8_t)0x01) +}TIM4_EventSource_TypeDef; + +#define IS_TIM4_EVENT_SOURCE_OK(SOURCE) (((SOURCE) == 0x01)) + +/** TIM4 Flags */ +typedef enum +{ + TIM4_FLAG_UPDATE = ((uint8_t)0x01) +}TIM4_FLAG_TypeDef; + +#define IS_TIM4_GET_FLAG_OK(FLAG) ((FLAG) == TIM4_FLAG_UPDATE) + + + +/** TIM4 interrupt sources */ +typedef enum +{ + TIM4_IT_UPDATE = ((uint8_t)0x01) +}TIM4_IT_TypeDef; + +#define IS_TIM4_IT_OK(IT) ((IT) == TIM4_IT_UPDATE) + + + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup TIM4_Exported_Functions + * @{ + */ +void TIM4_DeInit(void); +void TIM4_TimeBaseInit(TIM4_Prescaler_TypeDef TIM4_Prescaler, uint8_t TIM4_Period); +void TIM4_Cmd(FunctionalState NewState); +void TIM4_ITConfig(TIM4_IT_TypeDef TIM4_IT, FunctionalState NewState); +void TIM4_UpdateDisableConfig(FunctionalState NewState); +void TIM4_UpdateRequestConfig(TIM4_UpdateSource_TypeDef TIM4_UpdateSource); +void TIM4_SelectOnePulseMode(TIM4_OPMode_TypeDef TIM4_OPMode); +void TIM4_PrescalerConfig(TIM4_Prescaler_TypeDef Prescaler, TIM4_PSCReloadMode_TypeDef TIM4_PSCReloadMode); +void TIM4_ARRPreloadConfig(FunctionalState NewState); +void TIM4_GenerateEvent(TIM4_EventSource_TypeDef TIM4_EventSource); +void TIM4_SetCounter(uint8_t Counter); +void TIM4_SetAutoreload(uint8_t Autoreload); +uint8_t TIM4_GetCounter(void); +TIM4_Prescaler_TypeDef TIM4_GetPrescaler(void); +FlagStatus TIM4_GetFlagStatus(TIM4_FLAG_TypeDef TIM4_FLAG); +void TIM4_ClearFlag(TIM4_FLAG_TypeDef TIM4_FLAG); +ITStatus TIM4_GetITStatus(TIM4_IT_TypeDef TIM4_IT); +void TIM4_ClearITPendingBit(TIM4_IT_TypeDef TIM4_IT); + + +/** + * @} + */ + +#endif /* __STM8S_TIM4_H */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_tim5.h b/LOCK_STM8_BF/lib/inc/stm8s_tim5.h new file mode 100644 index 0000000..9a4afdb --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_tim5.h @@ -0,0 +1,478 @@ +/** + ****************************************************************************** + * @file stm8s_tim5.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the TIM5 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_TIM5_H +#define __STM8S_TIM5_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + + +/** TIM5 Forced Action */ +typedef enum +{ + TIM5_FORCEDACTION_ACTIVE =((uint8_t)0x50), + TIM5_FORCEDACTION_INACTIVE =((uint8_t)0x40) +}TIM5_ForcedAction_TypeDef; + +#define IS_TIM5_FORCED_ACTION_OK(ACTION) (((ACTION) == TIM5_FORCEDACTION_ACTIVE) || \ + ((ACTION) == TIM5_FORCEDACTION_INACTIVE)) + +/** TIM5 Prescaler */ +typedef enum +{ + TIM5_PRESCALER_1 =((uint8_t)0x00), + TIM5_PRESCALER_2 =((uint8_t)0x01), + TIM5_PRESCALER_4 =((uint8_t)0x02), + TIM5_PRESCALER_8 =((uint8_t)0x03), + TIM5_PRESCALER_16 =((uint8_t)0x04), + TIM5_PRESCALER_32 =((uint8_t)0x05), + TIM5_PRESCALER_64 =((uint8_t)0x06), + TIM5_PRESCALER_128 =((uint8_t)0x07), + TIM5_PRESCALER_256 =((uint8_t)0x08), + TIM5_PRESCALER_512 =((uint8_t)0x09), + TIM5_PRESCALER_1024 =((uint8_t)0x0A), + TIM5_PRESCALER_2048 =((uint8_t)0x0B), + TIM5_PRESCALER_4096 =((uint8_t)0x0C), + TIM5_PRESCALER_8192 =((uint8_t)0x0D), + TIM5_PRESCALER_16384 =((uint8_t)0x0E), + TIM5_PRESCALER_32768 =((uint8_t)0x0F) +}TIM5_Prescaler_TypeDef; + +#define IS_TIM5_PRESCALER_OK(PRESCALER) (((PRESCALER) == TIM5_PRESCALER_1) || \ + ((PRESCALER) == TIM5_PRESCALER_2 ) || \ + ((PRESCALER) == TIM5_PRESCALER_4 ) || \ + ((PRESCALER) == TIM5_PRESCALER_8 ) || \ + ((PRESCALER) == TIM5_PRESCALER_16 ) || \ + ((PRESCALER) == TIM5_PRESCALER_32 ) || \ + ((PRESCALER) == TIM5_PRESCALER_64 ) || \ + ((PRESCALER) == TIM5_PRESCALER_128 ) || \ + ((PRESCALER) == TIM5_PRESCALER_256 ) || \ + ((PRESCALER) == TIM5_PRESCALER_512 ) || \ + ((PRESCALER) == TIM5_PRESCALER_1024 ) || \ + ((PRESCALER) == TIM5_PRESCALER_2048 ) || \ + ((PRESCALER) == TIM5_PRESCALER_4096 ) || \ + ((PRESCALER) == TIM5_PRESCALER_8192 ) || \ + ((PRESCALER) == TIM5_PRESCALER_16384 ) || \ + ((PRESCALER) == TIM5_PRESCALER_32768 )) + +/** TIM5 Output Compare and PWM modes */ +typedef enum +{ + TIM5_OCMODE_TIMING =((uint8_t)0x00), + TIM5_OCMODE_ACTIVE =((uint8_t)0x10), + TIM5_OCMODE_INACTIVE =((uint8_t)0x20), + TIM5_OCMODE_TOGGLE =((uint8_t)0x30), + TIM5_OCMODE_PWM1 =((uint8_t)0x60), + TIM5_OCMODE_PWM2 =((uint8_t)0x70) +}TIM5_OCMode_TypeDef; + +#define IS_TIM5_OC_MODE_OK(MODE) (((MODE) == TIM5_OCMODE_TIMING) || \ + ((MODE) == TIM5_OCMODE_ACTIVE) || \ + ((MODE) == TIM5_OCMODE_INACTIVE) || \ + ((MODE) == TIM5_OCMODE_TOGGLE)|| \ + ((MODE) == TIM5_OCMODE_PWM1) || \ + ((MODE) == TIM5_OCMODE_PWM2)) + +#define IS_TIM5_OCM_OK(MODE)(((MODE) == TIM5_OCMODE_TIMING) || \ + ((MODE) == TIM5_OCMODE_ACTIVE) || \ + ((MODE) == TIM5_OCMODE_INACTIVE) || \ + ((MODE) == TIM5_OCMODE_TOGGLE)|| \ + ((MODE) == TIM5_OCMODE_PWM1) || \ + ((MODE) == TIM5_OCMODE_PWM2) || \ + ((MODE) == (uint8_t)TIM5_FORCEDACTION_ACTIVE) || \ + ((MODE) == (uint8_t)TIM5_FORCEDACTION_INACTIVE)) + +/** TIM5 One Pulse Mode */ +typedef enum +{ + TIM5_OPMODE_SINGLE =((uint8_t)0x01), + TIM5_OPMODE_REPETITIVE =((uint8_t)0x00) +}TIM5_OPMode_TypeDef; + +#define IS_TIM5_OPM_MODE_OK(MODE) (((MODE) == TIM5_OPMODE_SINGLE) || \ + ((MODE) == TIM5_OPMODE_REPETITIVE)) + +/** TIM5 Channel */ +typedef enum +{ + TIM5_CHANNEL_1 =((uint8_t)0x00), + TIM5_CHANNEL_2 =((uint8_t)0x01), + TIM5_CHANNEL_3 =((uint8_t)0x02) +}TIM5_Channel_TypeDef; + +#define IS_TIM5_CHANNEL_OK(CHANNEL) (((CHANNEL) == TIM5_CHANNEL_1) || \ + ((CHANNEL) == TIM5_CHANNEL_2) || \ + ((CHANNEL) == TIM5_CHANNEL_3)) + +#define IS_TIM5_PWMI_CHANNEL_OK(CHANNEL) (((CHANNEL) == TIM5_CHANNEL_1) || \ + ((CHANNEL) == TIM5_CHANNEL_2)) + +/** TIM5 Output Compare Polarity */ +typedef enum +{ + TIM5_OCPOLARITY_HIGH =((uint8_t)0x00), + TIM5_OCPOLARITY_LOW =((uint8_t)0x22) +}TIM5_OCPolarity_TypeDef; + +#define IS_TIM5_OC_POLARITY_OK(POLARITY) (((POLARITY) == TIM5_OCPOLARITY_HIGH) || \ + ((POLARITY) == TIM5_OCPOLARITY_LOW)) + +/** TIM5 Output Compare states */ +typedef enum +{ + TIM5_OUTPUTSTATE_DISABLE =((uint8_t)0x00), + TIM5_OUTPUTSTATE_ENABLE =((uint8_t)0x11) +}TIM5_OutputState_TypeDef; + +#define IS_TIM5_OUTPUT_STATE_OK(STATE) (((STATE) == TIM5_OUTPUTSTATE_DISABLE) || \ + ((STATE) == TIM5_OUTPUTSTATE_ENABLE)) + +/** TIM5 Input Capture Polarity */ +typedef enum +{ + TIM5_ICPOLARITY_RISING =((uint8_t)0x00), + TIM5_ICPOLARITY_FALLING =((uint8_t)0x44) +}TIM5_ICPolarity_TypeDef; + +#define IS_TIM5_IC_POLARITY_OK(POLARITY) (((POLARITY) == TIM5_ICPOLARITY_RISING) || \ + ((POLARITY) == TIM5_ICPOLARITY_FALLING)) + +/** TIM5 Input Capture Selection */ +typedef enum +{ + TIM5_ICSELECTION_DIRECTTI =((uint8_t)0x01), + TIM5_ICSELECTION_INDIRECTTI =((uint8_t)0x02), + TIM5_ICSELECTION_TRGI =((uint8_t)0x03) +}TIM5_ICSelection_TypeDef; + +#define IS_TIM5_IC_SELECTION_OK(SELECTION) (((SELECTION) == TIM5_ICSELECTION_DIRECTTI) || \ + ((SELECTION) == TIM5_ICSELECTION_INDIRECTTI) || \ + ((SELECTION) == TIM5_ICSELECTION_TRGI)) + +#define IS_TIM5_IC_SELECTION1_OK(SELECTION) (((SELECTION) == TIM5_ICSELECTION_DIRECTTI) || \ + ((SELECTION) == TIM5_ICSELECTION_TRGI)) + +/** TIM5 Input Capture Prescaler */ +typedef enum +{ + TIM5_ICPSC_DIV1 =((uint8_t)0x00), + TIM5_ICPSC_DIV2 =((uint8_t)0x04), + TIM5_ICPSC_DIV4 =((uint8_t)0x08), + TIM5_ICPSC_DIV8 =((uint8_t)0x0C) +}TIM5_ICPSC_TypeDef; + +#define IS_TIM5_IC_PRESCALER_OK(PRESCALER) (((PRESCALER) == TIM5_ICPSC_DIV1) || \ + ((PRESCALER) == TIM5_ICPSC_DIV2) || \ + ((PRESCALER) == TIM5_ICPSC_DIV4) || \ + ((PRESCALER) == TIM5_ICPSC_DIV8)) + +/** TIM5 Input Capture Filer Value */ +#define IS_TIM5_IC_FILTER_OK(ICFILTER) ((ICFILTER) <= 0x0F) + +/** TIM5 interrupt sources */ +typedef enum +{ + TIM5_IT_UPDATE =((uint8_t)0x01), + TIM5_IT_CC1 =((uint8_t)0x02), + TIM5_IT_CC2 =((uint8_t)0x04), + TIM5_IT_CC3 =((uint8_t)0x08), + TIM5_IT_TRIGGER = ((uint8_t)0x40) +}TIM5_IT_TypeDef; + +#define IS_TIM5_IT_OK(IT) (((IT) != 0x00) && ((IT) <= 0x4F)) + +#define IS_TIM5_GET_IT_OK(IT) (((IT) == TIM5_IT_UPDATE) || \ + ((IT) == TIM5_IT_CC1) || \ + ((IT) == TIM5_IT_CC2) || \ + ((IT) == TIM5_IT_CC3) || \ + ((IT) == TIM5_IT_TRIGGER)) + +/** TIM5 Prescaler Reload Mode */ +typedef enum +{ + TIM5_PSCRELOADMODE_UPDATE =((uint8_t)0x00), + TIM5_PSCRELOADMODE_IMMEDIATE =((uint8_t)0x01) +}TIM5_PSCReloadMode_TypeDef; + +#define IS_TIM5_PRESCALER_RELOAD_OK(RELOAD) (((RELOAD) == TIM5_PSCRELOADMODE_UPDATE) || \ + ((RELOAD) == TIM5_PSCRELOADMODE_IMMEDIATE)) + +/** TIM5 Event Source */ +typedef enum +{ + TIM5_EVENTSOURCE_UPDATE =((uint8_t)0x01), + TIM5_EVENTSOURCE_CC1 =((uint8_t)0x02), + TIM5_EVENTSOURCE_CC2 =((uint8_t)0x04), + TIM5_EVENTSOURCE_CC3 =((uint8_t)0x08), + TIM5_EVENTSOURCE_TRIGGER = ((uint8_t)0x40) +}TIM5_EventSource_TypeDef; + +#define IS_TIM5_EVENT_SOURCE_OK(SOURCE) (((SOURCE) != 0x00)) + +/** TIM5 Update Source */ +typedef enum +{ + TIM5_UPDATESOURCE_GLOBAL =((uint8_t)0x00), + TIM5_UPDATESOURCE_REGULAR =((uint8_t)0x01) +}TIM5_UpdateSource_TypeDef; + + +#define IS_TIM5_UPDATE_SOURCE_OK(SOURCE) (((SOURCE) == TIM5_UPDATESOURCE_GLOBAL) || \ + ((SOURCE) == TIM5_UPDATESOURCE_REGULAR)) + +/** + * @brief TIM5 Trigger Output Source + */ +typedef enum +{ + TIM5_TRGOSOURCE_RESET = ((uint8_t)0x00), /*!< Trigger Output source = Reset*/ + TIM5_TRGOSOURCE_ENABLE = ((uint8_t)0x10), /*!< Trigger Output source = TIM5 is enabled*/ + TIM5_TRGOSOURCE_UPDATE = ((uint8_t)0x20), /*!< Trigger Output source = Update event*/ + TIM5_TRGOSOURCE_OC1 = ((uint8_t)0x30), /*!< Trigger Output source = output compare channel1 */ + TIM5_TRGOSOURCE_OC1REF = ((uint8_t)0x40), /*!< Trigger Output source = output compare channel 1 reference */ + TIM5_TRGOSOURCE_OC2REF = ((uint8_t)0x50) /*!< Trigger Output source = output compare channel 2 reference */ +}TIM5_TRGOSource_TypeDef; + +/** + * @brief Macro TIM5 TRGO source + */ +#define IS_TIM5_TRGO_SOURCE_OK(SOURCE) \ + (((SOURCE) == TIM5_TRGOSOURCE_RESET) || \ + ((SOURCE) == TIM5_TRGOSOURCE_ENABLE) || \ + ((SOURCE) == TIM5_TRGOSOURCE_UPDATE) || \ + ((SOURCE) == TIM5_TRGOSOURCE_OC1) || \ + ((SOURCE) == TIM5_TRGOSOURCE_OC1REF) || \ + ((SOURCE) == TIM5_TRGOSOURCE_OC2REF)) + +/** TIM5 Flags */ +typedef enum +{ + TIM5_FLAG_UPDATE =((uint16_t)0x0001), + TIM5_FLAG_CC1 =((uint16_t)0x0002), + TIM5_FLAG_CC2 =((uint16_t)0x0004), + TIM5_FLAG_CC3 =((uint16_t)0x0008), + TIM5_FLAG_TRIGGER = ((uint16_t)0x0040), + TIM5_FLAG_CC1OF =((uint16_t)0x0200), + TIM5_FLAG_CC2OF =((uint16_t)0x0400), + TIM5_FLAG_CC3OF =((uint16_t)0x0800) +}TIM5_FLAG_TypeDef; + +#define IS_TIM5_GET_FLAG_OK(FLAG) (((FLAG) == TIM5_FLAG_UPDATE) || \ + ((FLAG) == TIM5_FLAG_CC1) || \ + ((FLAG) == TIM5_FLAG_CC2) || \ + ((FLAG) == TIM5_FLAG_CC3) || \ + ((FLAG) == TIM5_FLAG_TRIGGER) || \ + ((FLAG) == TIM5_FLAG_CC1OF) || \ + ((FLAG) == TIM5_FLAG_CC2OF) || \ + ((FLAG) == TIM5_FLAG_CC3OF)) + +#define IS_TIM5_CLEAR_FLAG_OK(FLAG) ((((uint16_t)(FLAG) & 0xF1F0) == 0x0000) && ((uint16_t)(FLAG) != 0x0000)) + + +/** + * @brief TIM5 Slave Mode + */ +typedef enum +{ + TIM5_SLAVEMODE_RESET = ((uint8_t)0x04), /*!< Slave Mode Selection = Reset*/ + TIM5_SLAVEMODE_GATED = ((uint8_t)0x05), /*!< Slave Mode Selection = Gated*/ + TIM5_SLAVEMODE_TRIGGER = ((uint8_t)0x06), /*!< Slave Mode Selection = Trigger*/ + TIM5_SLAVEMODE_EXTERNAL1 = ((uint8_t)0x07) /*!< Slave Mode Selection = External 1*/ +}TIM5_SlaveMode_TypeDef; + +/** + * @brief Macro TIM5 Slave mode + */ +#define IS_TIM5_SLAVE_MODE_OK(MODE) \ + (((MODE) == TIM5_SLAVEMODE_RESET) || \ + ((MODE) == TIM5_SLAVEMODE_GATED) || \ + ((MODE) == TIM5_SLAVEMODE_TRIGGER) || \ + ((MODE) == TIM5_SLAVEMODE_EXTERNAL1)) + +/** + * @brief TIM5 Internal Trigger Selection + */ +typedef enum +{ + TIM5_TS_TIM6 = ((uint8_t)0x00), /*!< TRIG Input source = TIM6 TRIG Output */ + TIM5_TS_TIM1 = ((uint8_t)0x03) /*!< TRIG Input source = TIM1 TRIG Output */ +}TIM5_TS_TypeDef; + +/** + * @brief Macro TIM5 Trigger Selection + */ +#define IS_TIM5_TRIGGER_SELECTION_OK(SELECTION) \ + (((SELECTION) == TIM5_TS_TIM6) || \ + ((SELECTION) == TIM5_TS_TIM1) ) + + +#define IS_TIM5_TIX_TRIGGER_SELECTION_OK(SELECTION) \ + (((SELECTION) == TIM5_TS_TI1F_ED) || \ + ((SELECTION) == TIM5_TS_TI1FP1) || \ + ((SELECTION) == TIM5_TS_TI2FP2)) + + +/** + * @brief TIM5 Encoder Mode + */ +typedef enum +{ + TIM5_ENCODERMODE_TI1 = ((uint8_t)0x01), /*!< Encoder mode 1*/ + TIM5_ENCODERMODE_TI2 = ((uint8_t)0x02), /*!< Encoder mode 2*/ + TIM5_ENCODERMODE_TI12 = ((uint8_t)0x03) /*!< Encoder mode 3*/ +}TIM5_EncoderMode_TypeDef; +/** + * @brief Macro TIM5 encoder mode + */ +#define IS_TIM5_ENCODER_MODE_OK(MODE) \ + (((MODE) == TIM5_ENCODERMODE_TI1) || \ + ((MODE) == TIM5_ENCODERMODE_TI2) || \ + ((MODE) == TIM5_ENCODERMODE_TI12)) + +/** + * @brief TIM5 External Trigger Prescaler + */ +typedef enum +{ + TIM5_EXTTRGPSC_OFF = ((uint8_t)0x00), /*!< No External Trigger prescaler */ + TIM5_EXTTRGPSC_DIV2 = ((uint8_t)0x10), /*!< External Trigger prescaler = 2 (ETRP frequency divided by 2) */ + TIM5_EXTTRGPSC_DIV4 = ((uint8_t)0x20), /*!< External Trigger prescaler = 4 (ETRP frequency divided by 4) */ + TIM5_EXTTRGPSC_DIV8 = ((uint8_t)0x30) /*!< External Trigger prescaler = 8 (ETRP frequency divided by 8) */ +}TIM5_ExtTRGPSC_TypeDef; + +/** + * @brief Macro TIM5 external trigger prescaler + */ +#define IS_TIM5_EXT_PRESCALER_OK(PRESCALER) \ + (((PRESCALER) == TIM5_EXTTRGPSC_OFF) || \ + ((PRESCALER) == TIM5_EXTTRGPSC_DIV2) || \ + ((PRESCALER) == TIM5_EXTTRGPSC_DIV4) || \ + ((PRESCALER) == TIM5_EXTTRGPSC_DIV8)) + +/** + * @brief TIM5 External Trigger Polarity + */ +typedef enum +{ + TIM5_EXTTRGPOLARITY_INVERTED = ((uint8_t)0x80), /*!< External Trigger Polarity = inverted */ + TIM5_EXTTRGPOLARITY_NONINVERTED = ((uint8_t)0x00) /*!< External Trigger Polarity = non inverted */ +}TIM5_ExtTRGPolarity_TypeDef; + +/** + * @brief Macro TIM5 Trigger Polarity + */ +#define IS_TIM5_EXT_POLARITY_OK(POLARITY) \ + (((POLARITY) == TIM5_EXTTRGPOLARITY_INVERTED) || \ + ((POLARITY) == TIM5_EXTTRGPOLARITY_NONINVERTED)) + +/** + * @brief Macro TIM5 External Trigger Filter + */ +#define IS_TIM5_EXT_FILTER_OK(EXTFILTER) ((EXTFILTER) <= 0x0F) +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup TIM5_Exported_Functions + * @{ + */ + +void TIM5_DeInit(void); +void TIM5_TimeBaseInit(TIM5_Prescaler_TypeDef TIM5_Prescaler, uint16_t TIM5_Period); +void TIM5_OC1Init(TIM5_OCMode_TypeDef TIM5_OCMode, TIM5_OutputState_TypeDef TIM5_OutputState,uint16_t TIM5_Pulse, TIM5_OCPolarity_TypeDef TIM5_OCPolarity); +void TIM5_OC2Init(TIM5_OCMode_TypeDef TIM5_OCMode, TIM5_OutputState_TypeDef TIM5_OutputState,uint16_t TIM5_Pulse, TIM5_OCPolarity_TypeDef TIM5_OCPolarity); +void TIM5_OC3Init(TIM5_OCMode_TypeDef TIM5_OCMode, TIM5_OutputState_TypeDef TIM5_OutputState,uint16_t TIM5_Pulse, TIM5_OCPolarity_TypeDef TIM5_OCPolarity); +void TIM5_ICInit(TIM5_Channel_TypeDef TIM5_Channel, TIM5_ICPolarity_TypeDef TIM5_ICPolarity, TIM5_ICSelection_TypeDef TIM5_ICSelection, TIM5_ICPSC_TypeDef TIM5_ICPrescaler, uint8_t TIM5_ICFilter); +void TIM5_PWMIConfig(TIM5_Channel_TypeDef TIM5_Channel, TIM5_ICPolarity_TypeDef TIM5_ICPolarity, TIM5_ICSelection_TypeDef TIM5_ICSelection, TIM5_ICPSC_TypeDef TIM5_ICPrescaler, uint8_t TIM5_ICFilter); +void TIM5_Cmd(FunctionalState NewState); +void TIM5_ITConfig(TIM5_IT_TypeDef TIM5_IT, FunctionalState NewState); +void TIM5_InternalClockConfig(void); +void TIM5_UpdateDisableConfig(FunctionalState NewState); +void TIM5_UpdateRequestConfig(TIM5_UpdateSource_TypeDef TIM5_UpdateSource); +void TIM5_SelectOnePulseMode(TIM5_OPMode_TypeDef TIM5_OPMode); +void TIM5_PrescalerConfig(TIM5_Prescaler_TypeDef Prescaler, TIM5_PSCReloadMode_TypeDef TIM5_PSCReloadMode); +void TIM5_SelectOutputTrigger(TIM5_TRGOSource_TypeDef TIM5_TRGOSource); +void TIM5_ForcedOC1Config(TIM5_ForcedAction_TypeDef TIM5_ForcedAction); +void TIM5_ForcedOC2Config(TIM5_ForcedAction_TypeDef TIM5_ForcedAction); +void TIM5_ForcedOC3Config(TIM5_ForcedAction_TypeDef TIM5_ForcedAction); +void TIM5_ARRPreloadConfig(FunctionalState NewState); +void TIM5_CCPreloadControl(FunctionalState NewState); +void TIM5_OC1PreloadConfig(FunctionalState NewState); +void TIM5_OC2PreloadConfig(FunctionalState NewState); +void TIM5_OC3PreloadConfig(FunctionalState NewState); +void TIM5_GenerateEvent(TIM5_EventSource_TypeDef TIM5_EventSource); +void TIM5_OC1PolarityConfig(TIM5_OCPolarity_TypeDef TIM5_OCPolarity); +void TIM5_OC2PolarityConfig(TIM5_OCPolarity_TypeDef TIM5_OCPolarity); +void TIM5_OC3PolarityConfig(TIM5_OCPolarity_TypeDef TIM5_OCPolarity); +void TIM5_CCxCmd(TIM5_Channel_TypeDef TIM5_Channel, FunctionalState NewState); +void TIM5_SelectOCxM(TIM5_Channel_TypeDef TIM5_Channel, TIM5_OCMode_TypeDef TIM5_OCMode); +void TIM5_SetCounter(uint16_t Counter); +void TIM5_SetAutoreload(uint16_t Autoreload); +void TIM5_SetCompare1(uint16_t Compare1); +void TIM5_SetCompare2(uint16_t Compare2); +void TIM5_SetCompare3(uint16_t Compare3); +void TIM5_SetIC1Prescaler(TIM5_ICPSC_TypeDef TIM5_IC1Prescaler); +void TIM5_SetIC2Prescaler(TIM5_ICPSC_TypeDef TIM5_IC2Prescaler); +void TIM5_SetIC3Prescaler(TIM5_ICPSC_TypeDef TIM5_IC3Prescaler); +uint16_t TIM5_GetCapture1(void); +uint16_t TIM5_GetCapture2(void); +uint16_t TIM5_GetCapture3(void); +uint16_t TIM5_GetCounter(void); +TIM5_Prescaler_TypeDef TIM5_GetPrescaler(void); +FlagStatus TIM5_GetFlagStatus(TIM5_FLAG_TypeDef TIM5_FLAG); +void TIM5_ClearFlag(TIM5_FLAG_TypeDef TIM5_FLAG); +ITStatus TIM5_GetITStatus(TIM5_IT_TypeDef TIM5_IT); +void TIM5_ClearITPendingBit(TIM5_IT_TypeDef TIM5_IT); +void TIM5_SelectInputTrigger(TIM5_TS_TypeDef TIM5_InputTriggerSource); +void TIM5_SelectSlaveMode(TIM5_SlaveMode_TypeDef TIM5_SlaveMode); +void TIM5_EncoderInterfaceConfig(TIM5_EncoderMode_TypeDef TIM5_EncoderMode, TIM5_ICPolarity_TypeDef TIM5_IC1Polarity,TIM5_ICPolarity_TypeDef TIM5_IC2Polarity); + + +/** + * @} + */ + +#endif /* __STM8S_TIM5_H */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_tim6.h b/LOCK_STM8_BF/lib/inc/stm8s_tim6.h new file mode 100644 index 0000000..5f26c8b --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_tim6.h @@ -0,0 +1,287 @@ +/** + ****************************************************************************** + * @file stm8s_tim6.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the TIM6 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_TIM6_H +#define __STM8S_TIM6_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Exported variables ------------------------------------------------------- */ +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup TIM6_Exported_Types + * @{ + */ + + +/** + * @brief TIM6 Prescaler + */ +typedef enum +{ + TIM6_PRESCALER_1 = ((uint8_t)0x00), /*!< Time base Prescaler = 1 (No effect)*/ + TIM6_PRESCALER_2 = ((uint8_t)0x01), /*!< Time base Prescaler = 2 */ + TIM6_PRESCALER_4 = ((uint8_t)0x02), /*!< Time base Prescaler = 4 */ + TIM6_PRESCALER_8 = ((uint8_t)0x03), /*!< Time base Prescaler = 8 */ + TIM6_PRESCALER_16 = ((uint8_t)0x04), /*!< Time base Prescaler = 16 */ + TIM6_PRESCALER_32 = ((uint8_t)0x05), /*!< Time base Prescaler = 32 */ + TIM6_PRESCALER_64 = ((uint8_t)0x06), /*!< Time base Prescaler = 64 */ + TIM6_PRESCALER_128 = ((uint8_t)0x07) /*!< Time base Prescaler = 128 */ +}TIM6_Prescaler_TypeDef; + +/** + * @brief TIM6 One Pulse Mode + */ +typedef enum +{ + TIM6_OPMODE_SINGLE = ((uint8_t)0x01), /*!< Single one Pulse mode (OPM Active) */ + TIM6_OPMODE_REPETITIVE = ((uint8_t)0x00) /*!< Repetitive Pulse mode (OPM inactive) */ +}TIM6_OPMode_TypeDef; + +/** + * @brief TIM6 Prescaler Reload Mode + */ +typedef enum +{ + TIM6_PSCRELOADMODE_UPDATE =((uint8_t)0x00), /*!< Prescaler value is reloaded at every update*/ + TIM6_PSCRELOADMODE_IMMEDIATE =((uint8_t)0x01) /*!< Prescaler value is reloaded immediately*/ +}TIM6_PSCReloadMode_TypeDef; + +/** + * @brief TIM6 Update Source + */ +typedef enum +{ + TIM6_UPDATESOURCE_GLOBAL =((uint8_t)0x00), /*!< Global Update request source */ + TIM6_UPDATESOURCE_REGULAR =((uint8_t)0x01) /*!< Regular Update request source */ +}TIM6_UpdateSource_TypeDef; + +/** + * @brief TIM6 Event Source + */ +typedef enum +{ + TIM6_EVENTSOURCE_UPDATE = ((uint8_t)0x01), /*!< Update Event*/ + TIM6_EVENTSOURCE_TRIGGER = ((uint8_t)0x40) /*!< Trigger Event*/ +}TIM6_EventSource_TypeDef; + +/** + * @brief TIM6 Trigger Output Source + */ +typedef enum +{ + TIM6_TRGOSOURCE_RESET = ((uint8_t)0x00), /*!< Trigger Output source = Reset*/ + TIM6_TRGOSOURCE_ENABLE = ((uint8_t)0x10), /*!< Trigger Output source = TIM5 is enabled*/ + TIM6_TRGOSOURCE_UPDATE = ((uint8_t)0x20) /*!< Trigger Output source = Update event*/ +}TIM6_TRGOSource_TypeDef; + +/** + * @brief TIM6 Slave Mode + */ +typedef enum +{ + TIM6_SLAVEMODE_DISABLE = ((uint8_t)0x00), /*!< Disable slave mode to clock the prescaler directly with the internal clock */ + TIM6_SLAVEMODE_RESET = ((uint8_t)0x04), /*!< Slave Mode Selection = Reset*/ + TIM6_SLAVEMODE_GATED = ((uint8_t)0x05), /*!< Slave Mode Selection = Gated*/ + TIM6_SLAVEMODE_TRIGGER = ((uint8_t)0x06), /*!< Slave Mode Selection = Trigger*/ + TIM6_SLAVEMODE_EXTERNAL1 = ((uint8_t)0x07) /*!< Slave Mode Selection = External 1*/ +}TIM6_SlaveMode_TypeDef; + +/** + * @brief TIM6 Flags + */ +typedef enum +{ + TIM6_FLAG_UPDATE = ((uint8_t)0x01), /*!< Update Flag */ + TIM6_FLAG_TRIGGER = ((uint8_t)0x40) /*!< Trigger Flag */ +}TIM6_FLAG_TypeDef; + +/** + * @brief TIM6 interrupt sources + */ +typedef enum +{ + TIM6_IT_UPDATE = ((uint8_t)0x01), /*!< Update Interrupt*/ + TIM6_IT_TRIGGER = ((uint8_t)0x40) /*!< Trigger Interrupt*/ +}TIM6_IT_TypeDef; + +/** + * @brief TIM6 Internal Trigger Selection + */ +typedef enum +{ + TIM6_TS_TIM1 = ((uint8_t)0x20),/*!< TRIG Input source = TIM1 TRIG Output */ + TIM6_TS_TIM5 = ((uint8_t)0x30) /*!< TRIG Input source = TIM5 TRIG Output */ +}TIM6_TS_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup TIM6_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function to check the different functions parameters. + */ + +/** + * @brief Macro TIM6 Prescaler + */ +#define IS_TIM6_PRESCALER_OK(PRESCALER) \ + (((PRESCALER) == TIM6_PRESCALER_1) || \ + ((PRESCALER) == TIM6_PRESCALER_2) || \ + ((PRESCALER) == TIM6_PRESCALER_4) || \ + ((PRESCALER) == TIM6_PRESCALER_8) || \ + ((PRESCALER) == TIM6_PRESCALER_16) || \ + ((PRESCALER) == TIM6_PRESCALER_32) || \ + ((PRESCALER) == TIM6_PRESCALER_64) || \ + ((PRESCALER) == TIM6_PRESCALER_128)) +/** + * @brief Macro TIM6 One Pulse Mode + */ +#define IS_TIM6_OPM_MODE_OK(MODE) \ + (((MODE) == TIM6_OPMODE_SINGLE) || \ + ((MODE) == TIM6_OPMODE_REPETITIVE)) + +/** + * @brief Macro TIM6 Prescaler reload + */ +#define IS_TIM6_PRESCALER_RELOAD_OK(RELOAD) \ + (((RELOAD) == TIM6_PSCRELOADMODE_UPDATE) || \ + ((RELOAD) == TIM6_PSCRELOADMODE_IMMEDIATE)) +/** + * @brief Macro TIM6 Update source + */ +#define IS_TIM6_UPDATE_SOURCE_OK(SOURCE) \ + (((SOURCE) == TIM6_UPDATESOURCE_GLOBAL) || \ + ((SOURCE) == TIM6_UPDATESOURCE_REGULAR)) +/** + * @brief Macro TIM6 Event source + */ +#define IS_TIM6_EVENT_SOURCE_OK(SOURCE) \ + ((((SOURCE) & (uint8_t)0xBE) == 0x00) && \ + ((SOURCE) != 0x00)) + +/** + * @brief Macro TIM6 TRGO source + */ +#define IS_TIM6_TRGO_SOURCE_OK(SOURCE) \ + (((SOURCE) == TIM6_TRGOSOURCE_RESET) || \ + ((SOURCE) == TIM6_TRGOSOURCE_ENABLE)|| \ + ((SOURCE) == TIM6_TRGOSOURCE_UPDATE)) +/** + * @brief Macro TIM6 Slave mode + */ +#define IS_TIM6_SLAVE_MODE_OK(MODE) \ + (((MODE) == TIM6_SLAVEMODE_DISABLE) || \ + ((MODE) == TIM6_SLAVEMODE_RESET) || \ + ((MODE) == TIM6_SLAVEMODE_GATED) || \ + ((MODE) == TIM6_SLAVEMODE_TRIGGER) || \ + ((MODE) == TIM6_SLAVEMODE_EXTERNAL1)) +/** + * @brief Macro TIM6 Flags + */ +#define IS_TIM6_GET_FLAG_OK(FLAG) \ + (((FLAG) == TIM6_FLAG_UPDATE) || \ + ((FLAG) == TIM6_FLAG_TRIGGER)) + +#define IS_TIM6_CLEAR_FLAG_OK(FLAG) \ + ((((FLAG) & (uint8_t)0xBE) == 0x00) && ((FLAG) != 0x00)) +/** + * @brief Macro TIM6 interrupts + */ +#define IS_TIM6_IT_OK(IT) \ + (((IT) != 0x00) && \ + (((IT) & (uint8_t)(~(uint8_t)(0x41)))== 0x00)) + +#define IS_TIM6_GET_IT_OK(IT) \ + (((IT) == TIM6_IT_UPDATE) || \ + ((IT) == TIM6_IT_TRIGGER)) +/** + * @brief Macro TIM6 Trigger selection + */ +#define IS_TIM6_TRIGGER_SELECTION_OK(SELECTION) \ + (((SELECTION) == TIM6_TS_TIM5) || \ + ((SELECTION) == TIM6_TS_TIM1)) +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup TIM6_Exported_Functions + * @{ + */ + +void TIM6_DeInit(void); +void TIM6_TimeBaseInit(TIM6_Prescaler_TypeDef TIM6_Prescaler, uint8_t TIM6_Period); +void TIM6_Cmd(FunctionalState NewState); +void TIM6_UpdateDisableConfig(FunctionalState NewState); +void TIM6_UpdateRequestConfig(TIM6_UpdateSource_TypeDef TIM6_UpdateSource); +void TIM6_SelectOnePulseMode(TIM6_OPMode_TypeDef TIM6_OPMode); +void TIM6_PrescalerConfig(TIM6_Prescaler_TypeDef Prescaler, TIM6_PSCReloadMode_TypeDef TIM6_PSCReloadMode); +void TIM6_ARRPreloadConfig(FunctionalState NewState); +void TIM6_SetCounter(uint8_t Counter); +void TIM6_SetAutoreload(uint8_t Autoreload); +uint8_t TIM6_GetCounter(void); +TIM6_Prescaler_TypeDef TIM6_GetPrescaler(void); +void TIM6_ITConfig(TIM6_IT_TypeDef TIM6_IT, FunctionalState NewState); +void TIM6_ClearFlag(TIM6_FLAG_TypeDef TIM6_FLAG); +ITStatus TIM6_GetITStatus(TIM6_IT_TypeDef TIM6_IT); +void TIM6_GenerateEvent(TIM6_EventSource_TypeDef TIM6_EventSource); +FlagStatus TIM6_GetFlagStatus(TIM6_FLAG_TypeDef TIM6_FLAG); +void TIM6_ClearITPendingBit(TIM6_IT_TypeDef TIM6_IT); +void TIM6_SelectOutputTrigger(TIM6_TRGOSource_TypeDef TIM6_TRGOSource); +void TIM6_SelectMasterSlaveMode(FunctionalState NewState); +void TIM6_SelectInputTrigger(TIM6_TS_TypeDef TIM6_InputTriggerSource); +void TIM6_InternalClockConfig(void); +void TIM6_SelectSlaveMode(TIM6_SlaveMode_TypeDef TIM6_SlaveMode); + +/** + * @} + */ + +#endif /* __STM8S_TIM6_H */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_uart1.h b/LOCK_STM8_BF/lib/inc/stm8s_uart1.h new file mode 100644 index 0000000..6740a39 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_uart1.h @@ -0,0 +1,383 @@ +/** + ******************************************************************************** + * @file stm8s_uart1.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototypes and macros for the UART1 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_UART1_H +#define __STM8S_UART1_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup UART1_Exported_Types + * @{ + */ + + +/** + * @brief UART1 Irda Modes + */ + +typedef enum { UART1_IRDAMODE_NORMAL = (uint8_t)0x00, /**< 0x00 Irda Normal Mode */ + UART1_IRDAMODE_LOWPOWER = (uint8_t)0x01 /**< 0x01 Irda Low Power Mode */ + } UART1_IrDAMode_TypeDef; + +/** + * @brief UART1 WakeUP Modes + */ +typedef enum { UART1_WAKEUP_IDLELINE = (uint8_t)0x00, /**< 0x01 Idle Line wake up */ + UART1_WAKEUP_ADDRESSMARK = (uint8_t)0x08 /**< 0x02 Address Mark wake up */ + } UART1_WakeUp_TypeDef; + +/** + * @brief UART1 LIN Break detection length possible values + */ +typedef enum { UART1_LINBREAKDETECTIONLENGTH_10BITS = (uint8_t)0x00, /**< 0x01 10 bits Lin Break detection */ + UART1_LINBREAKDETECTIONLENGTH_11BITS = (uint8_t)0x01 /**< 0x02 11 bits Lin Break detection */ + } UART1_LINBreakDetectionLength_TypeDef; + +/** + * @brief UART1 stop bits possible values + */ + +typedef enum { UART1_STOPBITS_1 = (uint8_t)0x00, /**< One stop bit is transmitted at the end of frame*/ + UART1_STOPBITS_0_5 = (uint8_t)0x10, /**< Half stop bits is transmitted at the end of frame*/ + UART1_STOPBITS_2 = (uint8_t)0x20, /**< Two stop bits are transmitted at the end of frame*/ + UART1_STOPBITS_1_5 = (uint8_t)0x30 /**< One and half stop bits*/ + } UART1_StopBits_TypeDef; + +/** + * @brief UART1 parity possible values + */ +typedef enum { UART1_PARITY_NO = (uint8_t)0x00, /**< No Parity*/ + UART1_PARITY_EVEN = (uint8_t)0x04, /**< Even Parity*/ + UART1_PARITY_ODD = (uint8_t)0x06 /**< Odd Parity*/ + } UART1_Parity_TypeDef; + +/** + * @brief UART1 Synchrone modes + */ +typedef enum { UART1_SYNCMODE_CLOCK_DISABLE = (uint8_t)0x80, /**< 0x80 Sync mode Disable, SLK pin Disable */ + UART1_SYNCMODE_CLOCK_ENABLE = (uint8_t)0x08, /**< 0x08 Sync mode Enable, SLK pin Enable */ + UART1_SYNCMODE_CPOL_LOW = (uint8_t)0x40, /**< 0x40 Steady low value on SCLK pin outside transmission window */ + UART1_SYNCMODE_CPOL_HIGH = (uint8_t)0x04, /**< 0x04 Steady high value on SCLK pin outside transmission window */ + UART1_SYNCMODE_CPHA_MIDDLE = (uint8_t)0x20, /**< 0x20 SCLK clock line activated in middle of data bit */ + UART1_SYNCMODE_CPHA_BEGINING = (uint8_t)0x02, /**< 0x02 SCLK clock line activated at beginning of data bit */ + UART1_SYNCMODE_LASTBIT_DISABLE = (uint8_t)0x10, /**< 0x10 The clock pulse of the last data bit is not output to the SCLK pin */ + UART1_SYNCMODE_LASTBIT_ENABLE = (uint8_t)0x01 /**< 0x01 The clock pulse of the last data bit is output to the SCLK pin */ + } UART1_SyncMode_TypeDef; + +/** + * @brief UART1 Word length possible values + */ +typedef enum { UART1_WORDLENGTH_8D = (uint8_t)0x00,/**< 0x00 8 bits Data */ + UART1_WORDLENGTH_9D = (uint8_t)0x10 /**< 0x10 9 bits Data */ + } UART1_WordLength_TypeDef; + +/** + * @brief UART1 Mode possible values + */ +typedef enum { UART1_MODE_RX_ENABLE = (uint8_t)0x08, /**< 0x08 Receive Enable */ + UART1_MODE_TX_ENABLE = (uint8_t)0x04, /**< 0x04 Transmit Enable */ + UART1_MODE_TX_DISABLE = (uint8_t)0x80, /**< 0x80 Transmit Disable */ + UART1_MODE_RX_DISABLE = (uint8_t)0x40, /**< 0x40 Single-wire Half-duplex mode */ + UART1_MODE_TXRX_ENABLE = (uint8_t)0x0C /**< 0x0C Transmit Enable and Receive Enable */ + } UART1_Mode_TypeDef; + +/** + * @brief UART1 Flag possible values + */ +typedef enum { UART1_FLAG_TXE = (uint16_t)0x0080, /*!< Transmit Data Register Empty flag */ + UART1_FLAG_TC = (uint16_t)0x0040, /*!< Transmission Complete flag */ + UART1_FLAG_RXNE = (uint16_t)0x0020, /*!< Read Data Register Not Empty flag */ + UART1_FLAG_IDLE = (uint16_t)0x0010, /*!< Idle line detected flag */ + UART1_FLAG_OR = (uint16_t)0x0008, /*!< OverRun error flag */ + UART1_FLAG_NF = (uint16_t)0x0004, /*!< Noise error flag */ + UART1_FLAG_FE = (uint16_t)0x0002, /*!< Framing Error flag */ + UART1_FLAG_PE = (uint16_t)0x0001, /*!< Parity Error flag */ + UART1_FLAG_LBDF = (uint16_t)0x0210, /*!< Line Break Detection Flag */ + UART1_FLAG_SBK = (uint16_t)0x0101 /*!< Send Break characters Flag */ + } UART1_Flag_TypeDef; + +/** + * @brief UART1 Interrupt definition + * UART1_IT possible values + * Elements values convention: 0xZYX + * X: Position of the corresponding Interrupt + * - For the following values, X means the interrupt position in the CR2 register. + * UART1_IT_TXE + * UART1_IT_TC + * UART1_IT_RXNE + * UART1_IT_IDLE + * UART1_IT_OR + * - For the UART1_IT_PE value, X means the flag position in the CR1 register. + * - For the UART1_IT_LBDF value, X means the flag position in the CR4 register. + * Y: Flag position + * - For the following values, Y means the flag (pending bit) position in the SR register. + * UART1_IT_TXE + * UART1_IT_TC + * UART1_IT_RXNE + * UART1_IT_IDLE + * UART1_IT_OR + * UART1_IT_PE + * - For the UART1_IT_LBDF value, Y means the flag position in the CR4 register. + * Z: Register index: indicate in which register the dedicated interrupt source is: + * - 1==> CR1 register + * - 2==> CR2 register + * - 3==> CR4 register + */ +typedef enum { UART1_IT_TXE = (uint16_t)0x0277, /*!< Transmit interrupt */ + UART1_IT_TC = (uint16_t)0x0266, /*!< Transmission Complete interrupt */ + UART1_IT_RXNE = (uint16_t)0x0255, /*!< Receive interrupt */ + UART1_IT_IDLE = (uint16_t)0x0244, /*!< IDLE line interrupt */ + UART1_IT_OR = (uint16_t)0x0235, /*!< Overrun Error interrupt */ + UART1_IT_PE = (uint16_t)0x0100, /*!< Parity Error interrupt */ + UART1_IT_LBDF = (uint16_t)0x0346, /**< LIN break detection interrupt */ + UART1_IT_RXNE_OR = (uint16_t)0x0205 /*!< Receive/Overrun interrupt */ + } UART1_IT_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/* Exported macros ------------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup UART1_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function to check the different functions parameters. + */ + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the MODEs possible combination should be one of + * the following + */ +#define IS_UART1_MODE_OK(Mode) \ + (((Mode) == (uint8_t)UART1_MODE_RX_ENABLE) || \ + ((Mode) == (uint8_t)UART1_MODE_RX_DISABLE) || \ + ((Mode) == (uint8_t)UART1_MODE_TX_ENABLE) || \ + ((Mode) == (uint8_t)UART1_MODE_TX_DISABLE) || \ + ((Mode) == (uint8_t)UART1_MODE_TXRX_ENABLE) || \ + ((Mode) == (uint8_t)((uint8_t)UART1_MODE_TX_ENABLE|(uint8_t)UART1_MODE_RX_ENABLE)) || \ + ((Mode) == (uint8_t)((uint8_t)UART1_MODE_TX_ENABLE|(uint8_t)UART1_MODE_RX_DISABLE)) || \ + ((Mode) == (uint8_t)((uint8_t)UART1_MODE_TX_DISABLE|(uint8_t)UART1_MODE_RX_DISABLE)) || \ + ((Mode) == (uint8_t)((uint8_t)UART1_MODE_TX_DISABLE|(uint8_t)UART1_MODE_RX_ENABLE))) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the WordLengths + */ +#define IS_UART1_WORDLENGTH_OK(WordLength) \ + (((WordLength) == UART1_WORDLENGTH_8D) || \ + ((WordLength) == UART1_WORDLENGTH_9D)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the SyncModes; it should exclude values such + * as UART1_CLOCK_ENABLE|UART1_CLOCK_DISABLE + */ +#define IS_UART1_SYNCMODE_OK(SyncMode) \ + (!((((SyncMode)&(((uint8_t)UART1_SYNCMODE_CLOCK_ENABLE)|((uint8_t)UART1_SYNCMODE_CLOCK_DISABLE))) == (((uint8_t)UART1_SYNCMODE_CLOCK_ENABLE)|((uint8_t)UART1_SYNCMODE_CLOCK_DISABLE))) \ + || (((SyncMode)&(((uint8_t)UART1_SYNCMODE_CPOL_LOW )|((uint8_t)UART1_SYNCMODE_CPOL_HIGH))) == (((uint8_t)UART1_SYNCMODE_CPOL_LOW )|((uint8_t)UART1_SYNCMODE_CPOL_HIGH))) \ + ||(((SyncMode)&(((uint8_t)UART1_SYNCMODE_CPHA_MIDDLE)|((uint8_t)UART1_SYNCMODE_CPHA_BEGINING))) == (((uint8_t)UART1_SYNCMODE_CPHA_MIDDLE)|((uint8_t)UART1_SYNCMODE_CPHA_BEGINING))) \ + || (((SyncMode)&(((uint8_t)UART1_SYNCMODE_LASTBIT_DISABLE)|((uint8_t)UART1_SYNCMODE_LASTBIT_ENABLE))) == (((uint8_t)UART1_SYNCMODE_LASTBIT_DISABLE)|((uint8_t)UART1_SYNCMODE_LASTBIT_ENABLE))))) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the FLAGs + */ +#define IS_UART1_FLAG_OK(Flag) \ + (((Flag) == UART1_FLAG_TXE) || \ + ((Flag) == UART1_FLAG_TC) || \ + ((Flag) == UART1_FLAG_RXNE) || \ + ((Flag) == UART1_FLAG_IDLE) || \ + ((Flag) == UART1_FLAG_OR) || \ + ((Flag) == UART1_FLAG_NF) || \ + ((Flag) == UART1_FLAG_FE) || \ + ((Flag) == UART1_FLAG_PE) || \ + ((Flag) == UART1_FLAG_SBK) || \ + ((Flag) == UART1_FLAG_LBDF)) +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the FLAGs that can be cleared by writing 0 + */ +#define IS_UART1_CLEAR_FLAG_OK(Flag) \ + (((Flag) == UART1_FLAG_RXNE) || \ + ((Flag) == UART1_FLAG_LBDF)) + + + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the Interrupts + */ + +#define IS_UART1_CONFIG_IT_OK(Interrupt) \ + (((Interrupt) == UART1_IT_PE) || \ + ((Interrupt) == UART1_IT_TXE) || \ + ((Interrupt) == UART1_IT_TC) || \ + ((Interrupt) == UART1_IT_RXNE_OR ) || \ + ((Interrupt) == UART1_IT_IDLE) || \ + ((Interrupt) == UART1_IT_LBDF)) + +/** + * @brief Macro used by the assert function in order to check the different + * sensitivity values for the pending bit + */ +#define IS_UART1_GET_IT_OK(ITPendingBit) \ + (((ITPendingBit) == UART1_IT_TXE) || \ + ((ITPendingBit) == UART1_IT_TC) || \ + ((ITPendingBit) == UART1_IT_RXNE) || \ + ((ITPendingBit) == UART1_IT_IDLE) || \ + ((ITPendingBit) == UART1_IT_OR) || \ + ((ITPendingBit) == UART1_IT_LBDF) || \ + ((ITPendingBit) == UART1_IT_PE)) + +/** + * @brief Macro used by the assert function in order to check the different + * sensitivity values for the pending bit that can be cleared by writing 0 + */ +#define IS_UART1_CLEAR_IT_OK(ITPendingBit) \ + (((ITPendingBit) == UART1_IT_RXNE) || \ + ((ITPendingBit) == UART1_IT_LBDF)) + + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the IrDAModes + */ +#define IS_UART1_IRDAMODE_OK(IrDAMode) \ + (((IrDAMode) == UART1_IRDAMODE_LOWPOWER) || \ + ((IrDAMode) == UART1_IRDAMODE_NORMAL)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the WakeUps + */ +#define IS_UART1_WAKEUP_OK(WakeUp) \ + (((WakeUp) == UART1_WAKEUP_IDLELINE) || \ + ((WakeUp) == UART1_WAKEUP_ADDRESSMARK)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the LINBreakDetectionLengths + */ +#define IS_UART1_LINBREAKDETECTIONLENGTH_OK(LINBreakDetectionLength) \ + (((LINBreakDetectionLength) == UART1_LINBREAKDETECTIONLENGTH_10BITS) || \ + ((LINBreakDetectionLength) == UART1_LINBREAKDETECTIONLENGTH_11BITS)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the UART1_StopBits + */ +#define IS_UART1_STOPBITS_OK(StopBit) (((StopBit) == UART1_STOPBITS_1) || \ + ((StopBit) == UART1_STOPBITS_0_5) || \ + ((StopBit) == UART1_STOPBITS_2) || \ + ((StopBit) == UART1_STOPBITS_1_5 )) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the Parity + */ +#define IS_UART1_PARITY_OK(Parity) (((Parity) == UART1_PARITY_NO) || \ + ((Parity) == UART1_PARITY_EVEN) || \ + ((Parity) == UART1_PARITY_ODD )) + +/** + * @brief Macro used by the assert_param function in order to check the maximum + * baudrate value + */ +#define IS_UART1_BAUDRATE_OK(NUM) ((NUM) <= (uint32_t)625000) + + +/** + * @brief Macro used by the assert_param function in order to check the address + * of the UART1 or UART node + */ +#define UART1_ADDRESS_MAX ((uint8_t)16) +#define IS_UART1_ADDRESS_OK(node) ((node) < UART1_ADDRESS_MAX ) + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ + +/** @addtogroup UART1_Exported_Functions + * @{ + */ + +void UART1_DeInit(void); +void UART1_Init(uint32_t BaudRate, UART1_WordLength_TypeDef WordLength, + UART1_StopBits_TypeDef StopBits, UART1_Parity_TypeDef Parity, + UART1_SyncMode_TypeDef SyncMode, UART1_Mode_TypeDef Mode); +void UART1_Cmd(FunctionalState NewState); +void UART1_ITConfig(UART1_IT_TypeDef UART1_IT, FunctionalState NewState); +void UART1_HalfDuplexCmd(FunctionalState NewState); +void UART1_IrDAConfig(UART1_IrDAMode_TypeDef UART1_IrDAMode); +void UART1_IrDACmd(FunctionalState NewState); +void UART1_LINBreakDetectionConfig(UART1_LINBreakDetectionLength_TypeDef UART1_LINBreakDetectionLength); +void UART1_LINCmd(FunctionalState NewState); +void UART1_SmartCardCmd(FunctionalState NewState); +void UART1_SmartCardNACKCmd(FunctionalState NewState); +void UART1_WakeUpConfig(UART1_WakeUp_TypeDef UART1_WakeUp); +void UART1_ReceiverWakeUpCmd(FunctionalState NewState); +uint8_t UART1_ReceiveData8(void); +uint16_t UART1_ReceiveData9(void); +void UART1_SendData8(uint8_t Data); +void UART1_SendData9(uint16_t Data); +void UART1_SendBreak(void); +void UART1_SetAddress(uint8_t UART1_Address); +void UART1_SetGuardTime(uint8_t UART1_GuardTime); +void UART1_SetPrescaler(uint8_t UART1_Prescaler); +FlagStatus UART1_GetFlagStatus(UART1_Flag_TypeDef UART1_FLAG); +void UART1_ClearFlag(UART1_Flag_TypeDef UART1_FLAG); +ITStatus UART1_GetITStatus(UART1_IT_TypeDef UART1_IT); +void UART1_ClearITPendingBit(UART1_IT_TypeDef UART1_IT); + +/** + * @} + */ + +#endif /* __STM8S_UART1_H */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_uart2.h b/LOCK_STM8_BF/lib/inc/stm8s_uart2.h new file mode 100644 index 0000000..224171f --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_uart2.h @@ -0,0 +1,447 @@ +/** + ******************************************************************************** + * @file stm8s_uart2.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototypes and macros for the UART2 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_UART2_H +#define __STM8S_UART2_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup UART2_Exported_Types + * @{ + */ + +/** + * @brief UART2 Irda Modes + */ + +typedef enum { UART2_IRDAMODE_NORMAL = (uint8_t)0x00, /**< 0x00 Irda Normal Mode */ + UART2_IRDAMODE_LOWPOWER = (uint8_t)0x01 /**< 0x01 Irda Low Power Mode */ + + } UART2_IrDAMode_TypeDef; + +/** + * @brief UART2 WakeUP Modes + */ + +typedef enum { UART2_WAKEUP_IDLELINE = (uint8_t)0x00, /**< 0x01 Idle Line wake up */ + UART2_WAKEUP_ADDRESSMARK = (uint8_t)0x08 /**< 0x02 Address Mark wake up */ + } UART2_WakeUp_TypeDef; + + +/** + * @brief UART2 LIN Break detection length possible values + */ +typedef enum { UART2_LINBREAKDETECTIONLENGTH_10BITS = (uint8_t)0x00, /**< 0x01 10 bits Lin Break detection */ + UART2_LINBREAKDETECTIONLENGTH_11BITS = (uint8_t)0x01 /**< 0x02 11 bits Lin Break detection */ + } UART2_LINBreakDetectionLength_TypeDef; + +/** + * @brief UART2 stop bits possible values + */ + +typedef enum { UART2_STOPBITS_1 = (uint8_t)0x00, /**< One stop bit is transmitted at the end of frame*/ + UART2_STOPBITS_0_5 = (uint8_t)0x10, /**< Half stop bits is transmitted at the end of frame*/ + UART2_STOPBITS_2 = (uint8_t)0x20, /**< Two stop bits are transmitted at the end of frame*/ + UART2_STOPBITS_1_5 = (uint8_t)0x30 /**< One and half stop bits*/ + } UART2_StopBits_TypeDef; + + +/** + * @brief UART2 parity possible values + */ +typedef enum { UART2_PARITY_NO = (uint8_t)0x00, /**< No Parity*/ + UART2_PARITY_EVEN = (uint8_t)0x04, /**< Even Parity*/ + UART2_PARITY_ODD = (uint8_t)0x06 /**< Odd Parity*/ + } UART2_Parity_TypeDef; +/** + * @brief UART2 Mode possible values + */ +typedef enum { UART2_LIN_MODE_MASTER = (uint8_t)0x00, /**< LIN Master Mode*/ + UART2_LIN_MODE_SLAVE = (uint8_t)0x01 /**< LIN Slave Mode*/ + } UART2_LinMode_TypeDef; +/** + * @brief UART2 automatic resynchronisation possible values + */ +typedef enum { UART2_LIN_AUTOSYNC_DISABLE = (uint8_t)0x00, /**< LIN Autosynchronization Disable*/ + UART2_LIN_AUTOSYNC_ENABLE = (uint8_t)0x01 /**< LIN Autosynchronization Enable*/ + } UART2_LinAutosync_TypeDef; +/** + * @brief UART2 Divider Update Method possible values + */ +typedef enum { UART2_LIN_DIVUP_LBRR1 = (uint8_t)0x00, /**< LIN LDIV is updated as soon as LBRR1 is written*/ + UART2_LIN_DIVUP_NEXTRXNE = (uint8_t)0x01 /**< LIN LDIV is updated at the next received character*/ + } UART2_LinDivUp_TypeDef; + +/** + * @brief UART2 Synchrone modes + */ +typedef enum { UART2_SYNCMODE_CLOCK_DISABLE = (uint8_t)0x80, /**< 0x80 Sync mode Disable, SLK pin Disable */ + UART2_SYNCMODE_CLOCK_ENABLE = (uint8_t)0x08, /**< 0x08 Sync mode Enable, SLK pin Enable */ + UART2_SYNCMODE_CPOL_LOW = (uint8_t)0x40, /**< 0x40 Steady low value on SCLK pin outside transmission window */ + UART2_SYNCMODE_CPOL_HIGH = (uint8_t)0x04, /**< 0x04 Steady high value on SCLK pin outside transmission window */ + UART2_SYNCMODE_CPHA_MIDDLE = (uint8_t)0x20, /**< 0x20 SCLK clock line activated in middle of data bit */ + UART2_SYNCMODE_CPHA_BEGINING = (uint8_t)0x02, /**< 0x02 SCLK clock line activated at beginning of data bit */ + UART2_SYNCMODE_LASTBIT_DISABLE = (uint8_t)0x10, /**< 0x10 The clock pulse of the last data bit is not output to the SCLK pin */ + UART2_SYNCMODE_LASTBIT_ENABLE = (uint8_t)0x01 /**< 0x01 The clock pulse of the last data bit is output to the SCLK pin */ + } UART2_SyncMode_TypeDef; + +/** + * @brief UART2 Word length possible values + */ +typedef enum { UART2_WORDLENGTH_8D = (uint8_t)0x00,/**< 0x00 8 bits Data */ + UART2_WORDLENGTH_9D = (uint8_t)0x10 /**< 0x10 9 bits Data */ + } UART2_WordLength_TypeDef; + +/** + * @brief UART2 Mode possible values + */ +typedef enum { UART2_MODE_RX_ENABLE = (uint8_t)0x08, /**< 0x08 Receive Enable */ + UART2_MODE_TX_ENABLE = (uint8_t)0x04, /**< 0x04 Transmit Enable */ + UART2_MODE_TX_DISABLE = (uint8_t)0x80, /**< 0x80 Transmit Disable */ + UART2_MODE_RX_DISABLE = (uint8_t)0x40, /**< 0x40 Single-wire Half-duplex mode */ + UART2_MODE_TXRX_ENABLE = (uint8_t)0x0C /**< 0x0C Transmit Enable and Receive Enable */ + } UART2_Mode_TypeDef; +/** + * @brief UART2 Flag possible values + */ +typedef enum +{ + UART2_FLAG_TXE = (uint16_t)0x0080, /*!< Transmit Data Register Empty flag */ + UART2_FLAG_TC = (uint16_t)0x0040, /*!< Transmission Complete flag */ + UART2_FLAG_RXNE = (uint16_t)0x0020, /*!< Read Data Register Not Empty flag */ + UART2_FLAG_IDLE = (uint16_t)0x0010, /*!< Idle line detected flag */ + UART2_FLAG_OR_LHE = (uint16_t)0x0008, /*!< OverRun error flag */ + UART2_FLAG_NF = (uint16_t)0x0004, /*!< Noise error flag */ + UART2_FLAG_FE = (uint16_t)0x0002, /*!< Framing Error flag */ + UART2_FLAG_PE = (uint16_t)0x0001, /*!< Parity Error flag */ + UART2_FLAG_SBK = (uint16_t)0x0101, /**< Send Break Complete interrupt flag */ + UART2_FLAG_LBDF = (uint16_t)0x0210, /**< LIN Break Detection Flag */ + UART2_FLAG_LHDF = (uint16_t)0x0302, /**< LIN Header Detection Flag*/ + UART2_FLAG_LSF = (uint16_t)0x0301 /**< LIN Sync Field Flag*/ +} UART2_Flag_TypeDef; + +/** + * @brief UART2 Interrupt definition + * UART2_IT possible values + * Elements values convention: 0xZYX + * X: Position of the corresponding Interrupt + * - For the following values, X means the interrupt position in the CR2 register. + * UART2_IT_TXE + * UART2_IT_TC + * UART2_IT_RXNE + * UART2_IT_IDLE + * UART2_IT_OR + * - For the UART2_IT_PE value, X means the flag position in the CR1 register. + * - For the UART2_IT_LBDF value, X means the flag position in the CR4 register. + * - For the UART2_IT_LHDF value, X means the flag position in the CR6 register. + * Y: Flag position + * - For the following values, Y means the flag (pending bit) position in the SR register. + * UART2_IT_TXE + * UART2_IT_TC + * UART2_IT_RXNE + * UART2_IT_IDLE + * UART2_IT_OR + * UART2_IT_PE + * - For the UART2_IT_LBDF value, Y means the flag position in the CR4 register. + * - For the UART2_IT_LHDF value, Y means the flag position in the CR6 register. + * Z: Register index: indicate in which register the dedicated interrupt source is: + * - 1==> CR1 register + * - 2==> CR2 register + * - 3==> CR4 register + * - 4==> CR6 register + */ +typedef enum { UART2_IT_TXE = (uint16_t)0x0277, /**< Transmit interrupt */ + UART2_IT_TC = (uint16_t)0x0266, /**< Transmission Complete interrupt */ + UART2_IT_RXNE = (uint16_t)0x0255, /**< Data Register Not Empty interrupt */ + UART2_IT_IDLE = (uint16_t)0x0244, /**< Idle line detected interrupt */ + UART2_IT_OR = (uint16_t)0x0235, /**< OverRun error interrupt */ + UART2_IT_PE = (uint16_t)0x0100, /**< Parity Error interrupt */ + UART2_IT_LBDF = (uint16_t)0x0346, /**< LIN Break Detection interrupt */ + UART2_IT_LHDF = (uint16_t)0x0412, /**< LIN Header Detection interrupt*/ + UART2_IT_RXNE_OR = (uint16_t)0x0205 /*!< Receive/Overrun interrupt */ + } UART2_IT_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/* Exported macros ------------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup UART2_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function to check the different functions parameters. + */ + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the MODEs possible combination should be one of + * the following. + */ + +#define IS_UART2_MODE_OK(Mode) \ + (((Mode) == (uint8_t)UART2_MODE_RX_ENABLE) || \ + ((Mode) == (uint8_t)UART2_MODE_RX_DISABLE) || \ + ((Mode) == (uint8_t)UART2_MODE_TX_ENABLE) || \ + ((Mode) == (uint8_t)UART2_MODE_TX_DISABLE) || \ + ((Mode) == (uint8_t)UART2_MODE_TXRX_ENABLE) || \ + ((Mode) == (uint8_t)((uint8_t)UART2_MODE_TX_ENABLE|(uint8_t)UART2_MODE_RX_ENABLE)) || \ + ((Mode) == (uint8_t)((uint8_t)UART2_MODE_TX_ENABLE|(uint8_t)UART2_MODE_RX_DISABLE)) || \ + ((Mode) == (uint8_t)((uint8_t)UART2_MODE_TX_DISABLE|(uint8_t)UART2_MODE_RX_DISABLE)) || \ + ((Mode) == (uint8_t)((uint8_t)UART2_MODE_TX_DISABLE|(uint8_t)UART2_MODE_RX_ENABLE))) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the WordLengths + */ +#define IS_UART2_WORDLENGTH_OK(WordLength) \ + (((WordLength) == UART2_WORDLENGTH_8D) || \ + ((WordLength) == UART2_WORDLENGTH_9D)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the SyncModes; it should exclude values such + * as UART2_CLOCK_ENABLE|UART2_CLOCK_DISABLE + */ +#define IS_UART2_SYNCMODE_OK(SyncMode) \ + (!((((SyncMode)&(((uint8_t)UART2_SYNCMODE_CLOCK_ENABLE)|((uint8_t)UART2_SYNCMODE_CLOCK_DISABLE))) == (((uint8_t)UART2_SYNCMODE_CLOCK_ENABLE)|((uint8_t)UART2_SYNCMODE_CLOCK_DISABLE))) || \ + (((SyncMode)&(((uint8_t)UART2_SYNCMODE_CPOL_LOW )|((uint8_t)UART2_SYNCMODE_CPOL_HIGH))) == (((uint8_t)UART2_SYNCMODE_CPOL_LOW )|((uint8_t)UART2_SYNCMODE_CPOL_HIGH))) || \ + (((SyncMode)&(((uint8_t)UART2_SYNCMODE_CPHA_MIDDLE)|((uint8_t)UART2_SYNCMODE_CPHA_BEGINING))) == (((uint8_t)UART2_SYNCMODE_CPHA_MIDDLE)|((uint8_t)UART2_SYNCMODE_CPHA_BEGINING))) || \ + (((SyncMode)&(((uint8_t)UART2_SYNCMODE_LASTBIT_DISABLE)|((uint8_t)UART2_SYNCMODE_LASTBIT_ENABLE))) == (((uint8_t)UART2_SYNCMODE_LASTBIT_DISABLE)|((uint8_t)UART2_SYNCMODE_LASTBIT_ENABLE))))) + +/** + * @brief Macro used by the assert_param function in order to check the + * different sensitivity values for the FLAGs + */ +#define IS_UART2_FLAG_OK(Flag) \ + (((Flag) == UART2_FLAG_TXE) || \ + ((Flag) == UART2_FLAG_TC) || \ + ((Flag) == UART2_FLAG_RXNE) || \ + ((Flag) == UART2_FLAG_IDLE) || \ + ((Flag) == UART2_FLAG_OR_LHE) || \ + ((Flag) == UART2_FLAG_NF) || \ + ((Flag) == UART2_FLAG_FE) || \ + ((Flag) == UART2_FLAG_PE) || \ + ((Flag) == UART2_FLAG_SBK) || \ + ((Flag) == UART2_FLAG_LSF) || \ + ((Flag) == UART2_FLAG_LHDF) || \ + ((Flag) == UART2_FLAG_LBDF)) + + +/** + * @brief Macro used by the assert_param function in order to check the + * different sensitivity values for the FLAGs that can be cleared by writing 0 + */ +#define IS_UART2_CLEAR_FLAG_OK(Flag) \ + (((Flag) == UART2_FLAG_RXNE) || \ + ((Flag) == UART2_FLAG_LHDF) || \ + ((Flag) == UART2_FLAG_LSF) || \ + ((Flag) == UART2_FLAG_LBDF)) + +/** + * @brief Macro used by the assert_param function in order to check + * the different sensitivity values for the Interrupts + */ + +#define IS_UART2_CONFIG_IT_OK(Interrupt) \ + (((Interrupt) == UART2_IT_PE) || \ + ((Interrupt) == UART2_IT_TXE) || \ + ((Interrupt) == UART2_IT_TC) || \ + ((Interrupt) == UART2_IT_RXNE_OR ) || \ + ((Interrupt) == UART2_IT_IDLE) || \ + ((Interrupt) == UART2_IT_LHDF) || \ + ((Interrupt) == UART2_IT_LBDF)) + +/** + * @brief Macro used by the assert function in order to check the different + * sensitivity values for the pending bit + */ +#define IS_UART2_GET_IT_OK(ITPendingBit) \ + (((ITPendingBit) == UART2_IT_TXE) || \ + ((ITPendingBit) == UART2_IT_TC) || \ + ((ITPendingBit) == UART2_IT_RXNE) || \ + ((ITPendingBit) == UART2_IT_IDLE) || \ + ((ITPendingBit) == UART2_IT_OR) || \ + ((ITPendingBit) == UART2_IT_LBDF) || \ + ((ITPendingBit) == UART2_IT_LHDF) || \ + ((ITPendingBit) == UART2_IT_PE)) + +/** + * @brief Macro used by the assert function in order to check the different + * sensitivity values for the pending bit that can be cleared by writing 0 + */ +#define IS_UART2_CLEAR_IT_OK(ITPendingBit) \ + (((ITPendingBit) == UART2_IT_RXNE) || \ + ((ITPendingBit) == UART2_IT_LHDF) || \ + ((ITPendingBit) == UART2_IT_LBDF)) + + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the IrDAModes + */ +#define IS_UART2_IRDAMODE_OK(IrDAMode) \ + (((IrDAMode) == UART2_IRDAMODE_LOWPOWER) || \ + ((IrDAMode) == UART2_IRDAMODE_NORMAL)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the WakeUps + */ +#define IS_UART2_WAKEUP_OK(WakeUp) \ + (((WakeUp) == UART2_WAKEUP_IDLELINE) || \ + ((WakeUp) == UART2_WAKEUP_ADDRESSMARK)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the LINBreakDetectionLengths + */ +#define IS_UART2_LINBREAKDETECTIONLENGTH_OK(LINBreakDetectionLength) \ + (((LINBreakDetectionLength) == UART2_LINBREAKDETECTIONLENGTH_10BITS) || \ + ((LINBreakDetectionLength) == UART2_LINBREAKDETECTIONLENGTH_11BITS)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the UART2_StopBits + */ +#define IS_UART2_STOPBITS_OK(StopBit) (((StopBit) == UART2_STOPBITS_1) || \ + ((StopBit) == UART2_STOPBITS_0_5) || \ + ((StopBit) == UART2_STOPBITS_2) || \ + ((StopBit) == UART2_STOPBITS_1_5 )) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the Paritys + */ +#define IS_UART2_PARITY_OK(Parity) (((Parity) == UART2_PARITY_NO) || \ + ((Parity) == UART2_PARITY_EVEN) || \ + ((Parity) == UART2_PARITY_ODD )) + +/** + * @brief Macro used by the assert_param function in order to check the maximum + * baudrate value + */ +#define IS_UART2_BAUDRATE_OK(NUM) ((NUM) <= (uint32_t)625000) + + +/** + * @brief Macro used by the assert_param function in order to check the address + * of the UART2 or UART node + */ +#define UART2_ADDRESS_MAX ((uint8_t)16) +#define IS_UART2_ADDRESS_OK(node) ((node) < UART2_ADDRESS_MAX ) + +/** + * @brief Macro used by the assert_param function in order to check the LIN mode + */ +#define IS_UART2_SLAVE_OK(Mode) \ + (((Mode) == UART2_LIN_MODE_MASTER) || \ + ((Mode) == UART2_LIN_MODE_SLAVE)) + +/** + * @brief Macro used by the assert_param function in order to check the LIN + * automatic resynchronization mode + */ +#define IS_UART2_AUTOSYNC_OK(AutosyncMode) \ + (((AutosyncMode) == UART2_LIN_AUTOSYNC_ENABLE) || \ + ((AutosyncMode) == UART2_LIN_AUTOSYNC_DISABLE)) + +/** + * @brief Macro used by the assert_param function in order to check the LIN divider update method + */ +#define IS_UART2_DIVUP_OK(DivupMethod) \ + (((DivupMethod) == UART2_LIN_DIVUP_LBRR1) || \ + ((DivupMethod) == UART2_LIN_DIVUP_NEXTRXNE)) + + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ + +/** @addtogroup UART2_Exported_Functions + * @{ + */ + +void UART2_DeInit(void); +void UART2_Init(uint32_t BaudRate, UART2_WordLength_TypeDef WordLength, + UART2_StopBits_TypeDef StopBits, UART2_Parity_TypeDef Parity, + UART2_SyncMode_TypeDef SyncMode, UART2_Mode_TypeDef Mode); +void UART2_Cmd(FunctionalState NewState); +void UART2_ITConfig(UART2_IT_TypeDef UART2_IT, FunctionalState NewState); +void UART2_HalfDuplexCmd(FunctionalState NewState); +void UART2_IrDAConfig(UART2_IrDAMode_TypeDef UART2_IrDAMode); +void UART2_IrDACmd(FunctionalState NewState); +void UART2_LINBreakDetectionConfig(UART2_LINBreakDetectionLength_TypeDef UART2_LINBreakDetectionLength); +void UART2_LINConfig(UART2_LinMode_TypeDef UART2_Mode, + UART2_LinAutosync_TypeDef UART2_Autosync, + UART2_LinDivUp_TypeDef UART2_DivUp); +void UART2_LINCmd(FunctionalState NewState); +void UART2_SmartCardCmd(FunctionalState NewState); +void UART2_SmartCardNACKCmd(FunctionalState NewState); +void UART2_WakeUpConfig(UART2_WakeUp_TypeDef UART2_WakeUp); +void UART2_ReceiverWakeUpCmd(FunctionalState NewState); +uint8_t UART2_ReceiveData8(void); +uint16_t UART2_ReceiveData9(void); +void UART2_SendData8(uint8_t Data); +void UART2_SendData9(uint16_t Data); +void UART2_SendBreak(void); +void UART2_SetAddress(uint8_t UART2_Address); +void UART2_SetGuardTime(uint8_t UART2_GuardTime); +void UART2_SetPrescaler(uint8_t UART2_Prescaler); +FlagStatus UART2_GetFlagStatus(UART2_Flag_TypeDef UART2_FLAG); +void UART2_ClearFlag(UART2_Flag_TypeDef UART2_FLAG); +ITStatus UART2_GetITStatus(UART2_IT_TypeDef UART2_IT); +void UART2_ClearITPendingBit(UART2_IT_TypeDef UART2_IT); + + +/** + * @} + */ + +#endif /* __STM8S_UART2_H */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_uart3.h b/LOCK_STM8_BF/lib/inc/stm8s_uart3.h new file mode 100644 index 0000000..15185e2 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_uart3.h @@ -0,0 +1,389 @@ +/** + ******************************************************************************** + * @file stm8s_uart3.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototypes and macros for the UART3 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_UART3_H +#define __STM8S_UART3_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup UART3_Exported_Types + * @{ + */ + +/** + * @brief UART3 WakeUP Modes + */ +typedef enum { UART3_WAKEUP_IDLELINE = (uint8_t)0x00, /**< 0x01 Idle Line wake up*/ + UART3_WAKEUP_ADDRESSMARK = (uint8_t)0x08 /**< 0x02 Address Mark wake up*/ + } UART3_WakeUp_TypeDef; + +/** + * @brief UART3 LIN Break detection length possible values + */ +typedef enum { UART3_LINBREAKDETECTIONLENGTH_10BITS = (uint8_t)0x00, /**< 10 bits Lin Break detection */ + UART3_LINBREAKDETECTIONLENGTH_11BITS = (uint8_t)0x01 /**< 11 bits Lin Break detection */ + } UART3_LINBreakDetectionLength_TypeDef; + + +/** + * @brief UART3 stop bits possible values + */ +typedef enum { UART3_STOPBITS_1 = (uint8_t)0x00, /**< One stop bit is transmitted at the end of frame*/ + UART3_STOPBITS_2 = (uint8_t)0x20 /**< Two stop bits are transmitted at the end of frame*/ + } UART3_StopBits_TypeDef; + +/** + * @brief UART3 parity possible values + */ +typedef enum { UART3_PARITY_NO = (uint8_t)0x00, /**< No Parity*/ + UART3_PARITY_EVEN = (uint8_t)0x04, /**< Even Parity*/ + UART3_PARITY_ODD = (uint8_t)0x06 /**< Odd Parity*/ + } UART3_Parity_TypeDef; + +/** + * @brief UART3 Word length possible values + */ +typedef enum { UART3_WORDLENGTH_8D = (uint8_t)0x00, /**< 0x00 8 bits Data*/ + UART3_WORDLENGTH_9D = (uint8_t)0x10 /**< 0x10 9 bits Data*/ + } UART3_WordLength_TypeDef; + +/** + * @brief UART3 Mode Transmit/Receive possible values + */ +typedef enum { UART3_MODE_RX_ENABLE = (uint8_t)0x08, /**< 0x08 Receive Enable*/ + UART3_MODE_TX_ENABLE = (uint8_t)0x04, /**< 0x04 Transmit Enable*/ + UART3_MODE_TX_DISABLE = (uint8_t)0x80, /**< 0x80 Receive Enable*/ + UART3_MODE_RX_DISABLE = (uint8_t)0x40, /**< 0x40 Single-wire Half-duplex mode*/ + UART3_MODE_TXRX_ENABLE = (uint8_t)0x0C /**< 0x0C Receive Enable and Transmit enable*/ + } UART3_Mode_TypeDef; + +/** + * @brief UART3 Mode possible values + */ +typedef enum { UART3_LIN_MODE_MASTER = (uint8_t)0x00, /**< LIN Master Mode*/ + UART3_LIN_MODE_SLAVE = (uint8_t)0x01 /**< LIN Slave Mode*/ + } UART3_LinMode_TypeDef; +/** + * @brief UART3 automatic resynchronisation possible values + */ +typedef enum { UART3_LIN_AUTOSYNC_DISABLE = (uint8_t)0x00, /**< LIN Autosynchronization Disable*/ + UART3_LIN_AUTOSYNC_ENABLE = (uint8_t)0x01 /**< LIN Autosynchronization Enable*/ + } UART3_LinAutosync_TypeDef; +/** + * @brief UART3 Divider Update Method possible values + */ +typedef enum { UART3_LIN_DIVUP_LBRR1 = (uint8_t)0x00, /**< LIN LDIV is updated as soon as LBRR1 is written*/ + UART3_LIN_DIVUP_NEXTRXNE = (uint8_t)0x01 /**< LIN LDIV is updated at the next received character*/ + } UART3_LinDivUp_TypeDef; + + +/** + * @brief UART3 Flag possible values + */ +typedef enum +{ + UART3_FLAG_TXE = (uint16_t)0x0080, /*!< Transmit Data Register Empty flag */ + UART3_FLAG_TC = (uint16_t)0x0040, /*!< Transmission Complete flag */ + UART3_FLAG_RXNE = (uint16_t)0x0020, /*!< Read Data Register Not Empty flag */ + UART3_FLAG_IDLE = (uint16_t)0x0010, /*!< Idle line detected flag */ + UART3_FLAG_OR_LHE = (uint16_t)0x0008, /*!< OverRun error flag */ + UART3_FLAG_NF = (uint16_t)0x0004, /*!< Noise error flag */ + UART3_FLAG_FE = (uint16_t)0x0002, /*!< Framing Error flag */ + UART3_FLAG_PE = (uint16_t)0x0001, /*!< Parity Error flag */ + UART3_FLAG_SBK = (uint16_t)0x0101, /**< Send Break Complete interrupt flag */ + UART3_FLAG_LBDF = (uint16_t)0x0210, /**< LIN Break Detection Flag */ + UART3_FLAG_LHDF = (uint16_t)0x0302, /**< LIN Header Detection Flag*/ + UART3_FLAG_LSF = (uint16_t)0x0301 /**< LIN Sync Field Flag*/ +} UART3_Flag_TypeDef; + +/** + * @brief UART3 Interrupt definition + * UART3_IT possible values + * Elements values convention: 0xZYX + * X: Position of the corresponding Interrupt + * - For the following values, X means the interrupt position in the CR2 register. + * UART3_IT_TXE + * UART3_IT_TC + * UART3_IT_RXNE + * UART3_IT_IDLE + * UART3_IT_OR + * - For the UART3_IT_PE value, X means the flag position in the CR1 register. + * - For the UART3_IT_LBDF value, X means the flag position in the CR4 register. + * - For the UART3_IT_LHDF value, X means the flag position in the CR6 register. + * Y: Flag position + * - For the following values, Y means the flag (pending bit) position in the SR register. + * UART3_IT_TXE + * UART3_IT_TC + * UART3_IT_RXNE + * UART3_IT_IDLE + * UART3_IT_OR + * UART3_IT_PE + * - For the UART3_IT_LBDF value, Y means the flag position in the CR4 register. + * - For the UART3_IT_LHDF value, Y means the flag position in the CR6 register. + * Z: Register index: indicate in which register the dedicated interrupt source is: + * - 1==> CR1 register + * - 2==> CR2 register + * - 3==> CR4 register + * - 4==> CR6 register + */ +typedef enum { UART3_IT_TXE = (uint16_t)0x0277, /**< Transmit interrupt */ + UART3_IT_TC = (uint16_t)0x0266, /**< Transmission Complete interrupt */ + UART3_IT_RXNE = (uint16_t)0x0255, /**< Data Register Not Empty interrupt */ + UART3_IT_IDLE = (uint16_t)0x0244, /**< Idle line detected interrupt */ + UART3_IT_OR = (uint16_t)0x0235, /**< OverRun error interrupt */ + UART3_IT_PE = (uint16_t)0x0100, /**< Parity Error interrupt */ + UART3_IT_LBDF = (uint16_t)0x0346, /**< LIN Break Detection interrupt */ + UART3_IT_LHDF = (uint16_t)0x0412, /**< LIN Header Detection interrupt*/ + UART3_IT_RXNE_OR = (uint16_t)0x0205 /*!< Receive/Overrun interrupt */ + } UART3_IT_TypeDef; + + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/* Exported macros ------------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup UART3_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert_param function in order to check the + * different sensitivity values for the FLAGs + */ +#define IS_UART3_FLAG_OK(Flag) \ + (((Flag) == UART3_FLAG_TXE) || \ + ((Flag) == UART3_FLAG_TC) || \ + ((Flag) == UART3_FLAG_RXNE) || \ + ((Flag) == UART3_FLAG_IDLE) || \ + ((Flag) == UART3_FLAG_OR_LHE) || \ + ((Flag) == UART3_FLAG_NF) || \ + ((Flag) == UART3_FLAG_FE) || \ + ((Flag) == UART3_FLAG_PE) || \ + ((Flag) == UART3_FLAG_SBK) || \ + ((Flag) == UART3_FLAG_LSF) || \ + ((Flag) == UART3_FLAG_LHDF) || \ + ((Flag) == UART3_FLAG_LBDF)) + + +/** + * @brief Macro used by the assert_param function in order to check the + * different sensitivity values for the FLAGs that can be cleared by writing 0 + */ +#define IS_UART3_CLEAR_FLAG_OK(Flag) \ + (((Flag) == UART3_FLAG_RXNE) || \ + ((Flag) == UART3_FLAG_LHDF) || \ + ((Flag) == UART3_FLAG_LSF) || \ + ((Flag) == UART3_FLAG_LBDF)) + +/** + * @brief Macro used by the assert_param function in order to check the + * different sensitivity values for the Interrupts + */ + +#define IS_UART3_CONFIG_IT_OK(Interrupt) \ + (((Interrupt) == UART3_IT_PE) || \ + ((Interrupt) == UART3_IT_TXE) || \ + ((Interrupt) == UART3_IT_TC) || \ + ((Interrupt) == UART3_IT_RXNE_OR ) || \ + ((Interrupt) == UART3_IT_IDLE) || \ + ((Interrupt) == UART3_IT_LHDF) || \ + ((Interrupt) == UART3_IT_LBDF)) + +/** + * @brief Macro used by the assert function in order to check the different + * sensitivity values for the pending bit + */ +#define IS_UART3_GET_IT_OK(ITPendingBit) \ + (((ITPendingBit) == UART3_IT_TXE) || \ + ((ITPendingBit) == UART3_IT_TC) || \ + ((ITPendingBit) == UART3_IT_RXNE) || \ + ((ITPendingBit) == UART3_IT_IDLE) || \ + ((ITPendingBit) == UART3_IT_OR) || \ + ((ITPendingBit) == UART3_IT_LBDF) || \ + ((ITPendingBit) == UART3_IT_LHDF) || \ + ((ITPendingBit) == UART3_IT_PE)) + +/** + * @brief Macro used by the assert function in order to check the different + * sensitivity values for the pending bit that can be cleared by writing 0 + */ +#define IS_UART3_CLEAR_IT_OK(ITPendingBit) \ + (((ITPendingBit) == UART3_IT_RXNE) || \ + ((ITPendingBit) == UART3_IT_LHDF) || \ + ((ITPendingBit) == UART3_IT_LBDF)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the MODEs + */ +#define IS_UART3_MODE_OK(Mode) \ + (((Mode) == (uint8_t)UART3_MODE_RX_ENABLE) || \ + ((Mode) == (uint8_t)UART3_MODE_RX_DISABLE) || \ + ((Mode) == (uint8_t)UART3_MODE_TX_ENABLE) || \ + ((Mode) == (uint8_t)UART3_MODE_TX_DISABLE) || \ + ((Mode) == (uint8_t)UART3_MODE_TXRX_ENABLE) || \ + ((Mode) == (uint8_t)((uint8_t)UART3_MODE_TX_ENABLE|(uint8_t)UART3_MODE_RX_ENABLE)) || \ + ((Mode) == (uint8_t)((uint8_t)UART3_MODE_TX_ENABLE|(uint8_t)UART3_MODE_RX_DISABLE)) || \ + ((Mode) == (uint8_t)((uint8_t)UART3_MODE_TX_DISABLE|(uint8_t)UART3_MODE_RX_DISABLE)) || \ + ((Mode) == (uint8_t)((uint8_t)UART3_MODE_TX_DISABLE|(uint8_t)UART3_MODE_RX_ENABLE))) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the WordLengths + */ +#define IS_UART3_WORDLENGTH_OK(WordLength) \ + (((WordLength) == UART3_WORDLENGTH_8D) || \ + ((WordLength) == UART3_WORDLENGTH_9D)) + + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the WakeUps + */ +#define IS_UART3_WAKEUP_OK(WakeUpMode) \ + (((WakeUpMode) == UART3_WAKEUP_IDLELINE) || \ + ((WakeUpMode) == UART3_WAKEUP_ADDRESSMARK)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the LINBreakDetectionLengths + */ +#define IS_UART3_LINBREAKDETECTIONLENGTH_OK(LINBreakDetectionLengths) \ + (((LINBreakDetectionLengths) == UART3_LINBREAKDETECTIONLENGTH_10BITS) || \ + ((LINBreakDetectionLengths) == UART3_LINBREAKDETECTIONLENGTH_11BITS)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the UART3_StopBits + */ +#define IS_UART3_STOPBITS_OK(StopBit) \ + (((StopBit) == UART3_STOPBITS_1) || \ + ((StopBit) == UART3_STOPBITS_2)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the Parity + */ +#define IS_UART3_PARITY_OK(Parity) \ + (((Parity) == UART3_PARITY_NO) || \ + ((Parity) == UART3_PARITY_EVEN) || \ + ((Parity) == UART3_PARITY_ODD )) + +/** + * @brief Macro used by the assert_param function in order to check the maximum + * baudrate value + */ +#define IS_UART3_BAUDRATE_OK(NUM) ((NUM) <= (uint32_t)625000) + +/** + * @brief Macro used by the assert_param function in order to check the address + * of the UART3 or UART node + */ +#define UART3_ADDRESS_MAX ((uint8_t)16) +#define IS_UART3_ADDRESS_OK(Node) ((Node) < UART3_ADDRESS_MAX) + +/** + * @brief Macro used by the assert_param function in order to check the LIN mode + */ +#define IS_UART3_SLAVE_OK(Mode) \ + (((Mode) == UART3_LIN_MODE_MASTER) || \ + ((Mode) == UART3_LIN_MODE_SLAVE)) + +/** + * @brief Macro used by the assert_param function in order to check the LIN + * automatic resynchronization mode + */ +#define IS_UART3_AUTOSYNC_OK(AutosyncMode) \ + (((AutosyncMode) == UART3_LIN_AUTOSYNC_ENABLE) || \ + ((AutosyncMode) == UART3_LIN_AUTOSYNC_DISABLE)) + +/** + * @brief Macro used by the assert_param function in order to check the LIN + * divider update method + */ +#define IS_UART3_DIVUP_OK(DivupMethod) \ + (((DivupMethod) == UART3_LIN_DIVUP_LBRR1) || \ + ((DivupMethod) == UART3_LIN_DIVUP_NEXTRXNE)) + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ + +/** @addtogroup UART3_Exported_Functions + * @{ + */ + +void UART3_DeInit(void); +void UART3_Init(uint32_t BaudRate, UART3_WordLength_TypeDef WordLength, + UART3_StopBits_TypeDef StopBits, UART3_Parity_TypeDef Parity, + UART3_Mode_TypeDef Mode); +void UART3_Cmd(FunctionalState NewState); +void UART3_ITConfig(UART3_IT_TypeDef UART3_IT, FunctionalState NewState); +void UART3_LINBreakDetectionConfig(UART3_LINBreakDetectionLength_TypeDef UART3_LINBreakDetectionLength); +void UART3_LINConfig(UART3_LinMode_TypeDef UART3_Mode, + UART3_LinAutosync_TypeDef UART3_Autosync, + UART3_LinDivUp_TypeDef UART3_DivUp); +void UART3_LINCmd(FunctionalState NewState); +void UART3_ReceiverWakeUpCmd(FunctionalState NewState); +void UART3_WakeUpConfig( UART3_WakeUp_TypeDef UART3_WakeUp); +uint8_t UART3_ReceiveData8(void); +uint16_t UART3_ReceiveData9(void); +void UART3_SendData8(uint8_t Data); +void UART3_SendData9(uint16_t Data); +void UART3_SendBreak(void); +void UART3_SetAddress(uint8_t UART3_Address); +FlagStatus UART3_GetFlagStatus(UART3_Flag_TypeDef UART3_FLAG); +void UART3_ClearFlag(UART3_Flag_TypeDef UART3_FLAG); +ITStatus UART3_GetITStatus(UART3_IT_TypeDef UART3_IT); +void UART3_ClearITPendingBit(UART3_IT_TypeDef UART3_IT); +/** + * @} + */ + +#endif /* __STM8S_UART3_H */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_uart4.h b/LOCK_STM8_BF/lib/inc/stm8s_uart4.h new file mode 100644 index 0000000..670af29 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_uart4.h @@ -0,0 +1,444 @@ +/** + ******************************************************************************** + * @file stm8s_uart4.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototypes and macros for the UART4 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_UART4_H +#define __STM8S_UART4_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @addtogroup UART4_Exported_Types + * @{ + */ + +/** + * @brief UART4 Irda Modes + */ + +typedef enum { UART4_IRDAMODE_NORMAL = (uint8_t)0x00, /**< 0x00 Irda Normal Mode */ + UART4_IRDAMODE_LOWPOWER = (uint8_t)0x01 /**< 0x01 Irda Low Power Mode */ + + } UART4_IrDAMode_TypeDef; + +/** + * @brief UART4 WakeUP Modes + */ + +typedef enum { UART4_WAKEUP_IDLELINE = (uint8_t)0x00, /**< 0x01 Idle Line wake up */ + UART4_WAKEUP_ADDRESSMARK = (uint8_t)0x08 /**< 0x02 Address Mark wake up */ + } UART4_WakeUp_TypeDef; + + +/** + * @brief UART4 LIN Break detection length possible values + */ +typedef enum { UART4_LINBREAKDETECTIONLENGTH_10BITS = (uint8_t)0x00, /**< 0x01 10 bits Lin Break detection */ + UART4_LINBREAKDETECTIONLENGTH_11BITS = (uint8_t)0x01 /**< 0x02 11 bits Lin Break detection */ + } UART4_LINBreakDetectionLength_TypeDef; + +/** + * @brief UART4 stop bits possible values + */ + +typedef enum { UART4_STOPBITS_1 = (uint8_t)0x00, /**< One stop bit is transmitted at the end of frame*/ + UART4_STOPBITS_0_5 = (uint8_t)0x10, /**< Half stop bits is transmitted at the end of frame*/ + UART4_STOPBITS_2 = (uint8_t)0x20, /**< Two stop bits are transmitted at the end of frame*/ + UART4_STOPBITS_1_5 = (uint8_t)0x30 /**< One and half stop bits*/ + } UART4_StopBits_TypeDef; + + +/** + * @brief UART4 parity possible values + */ +typedef enum { UART4_PARITY_NO = (uint8_t)0x00, /**< No Parity*/ + UART4_PARITY_EVEN = (uint8_t)0x04, /**< Even Parity*/ + UART4_PARITY_ODD = (uint8_t)0x06 /**< Odd Parity*/ + } UART4_Parity_TypeDef; +/** + * @brief UART4 Mode possible values + */ +typedef enum { UART4_LIN_MODE_MASTER = (uint8_t)0x00, /**< LIN Master Mode*/ + UART4_LIN_MODE_SLAVE = (uint8_t)0x01 /**< LIN Slave Mode*/ + } UART4_LinMode_TypeDef; +/** + * @brief UART4 automatic resynchronisation possible values + */ +typedef enum { UART4_LIN_AUTOSYNC_DISABLE = (uint8_t)0x00, /**< LIN Autosynchronization Disable*/ + UART4_LIN_AUTOSYNC_ENABLE = (uint8_t)0x01 /**< LIN Autosynchronization Enable*/ + } UART4_LinAutosync_TypeDef; +/** + * @brief UART4 Divider Update Method possible values + */ +typedef enum { UART4_LIN_DIVUP_LBRR1 = (uint8_t)0x00, /**< LIN LDIV is updated as soon as LBRR1 is written*/ + UART4_LIN_DIVUP_NEXTRXNE = (uint8_t)0x01 /**< LIN LDIV is updated at the next received character*/ + } UART4_LinDivUp_TypeDef; + +/** + * @brief UART4 Synchrone modes + */ +typedef enum { UART4_SYNCMODE_CLOCK_DISABLE = (uint8_t)0x80, /**< 0x80 Sync mode Disable, SLK pin Disable */ + UART4_SYNCMODE_CLOCK_ENABLE = (uint8_t)0x08, /**< 0x08 Sync mode Enable, SLK pin Enable */ + UART4_SYNCMODE_CPOL_LOW = (uint8_t)0x40, /**< 0x40 Steady low value on SCLK pin outside transmission window */ + UART4_SYNCMODE_CPOL_HIGH = (uint8_t)0x04, /**< 0x04 Steady high value on SCLK pin outside transmission window */ + UART4_SYNCMODE_CPHA_MIDDLE = (uint8_t)0x20, /**< 0x20 SCLK clock line activated in middle of data bit */ + UART4_SYNCMODE_CPHA_BEGINING = (uint8_t)0x02, /**< 0x02 SCLK clock line activated at beginning of data bit */ + UART4_SYNCMODE_LASTBIT_DISABLE = (uint8_t)0x10, /**< 0x10 The clock pulse of the last data bit is not output to the SCLK pin */ + UART4_SYNCMODE_LASTBIT_ENABLE = (uint8_t)0x01 /**< 0x01 The clock pulse of the last data bit is output to the SCLK pin */ + } UART4_SyncMode_TypeDef; + +/** + * @brief UART4 Word length possible values + */ +typedef enum { UART4_WORDLENGTH_8D = (uint8_t)0x00,/**< 0x00 8 bits Data */ + UART4_WORDLENGTH_9D = (uint8_t)0x10 /**< 0x10 9 bits Data */ + } UART4_WordLength_TypeDef; + +/** + * @brief UART4 Mode possible values + */ +typedef enum { UART4_MODE_RX_ENABLE = (uint8_t)0x08, /**< 0x08 Receive Enable */ + UART4_MODE_TX_ENABLE = (uint8_t)0x04, /**< 0x04 Transmit Enable */ + UART4_MODE_TX_DISABLE = (uint8_t)0x80, /**< 0x80 Transmit Disable */ + UART4_MODE_RX_DISABLE = (uint8_t)0x40, /**< 0x40 Single-wire Half-duplex mode */ + UART4_MODE_TXRX_ENABLE = (uint8_t)0x0C /**< 0x0C Transmit Enable and Receive Enable */ + } UART4_Mode_TypeDef; +/** + * @brief UART4 Flag possible values + */ +typedef enum +{ + UART4_FLAG_TXE = (uint16_t)0x0080, /*!< Transmit Data Register Empty flag */ + UART4_FLAG_TC = (uint16_t)0x0040, /*!< Transmission Complete flag */ + UART4_FLAG_RXNE = (uint16_t)0x0020, /*!< Read Data Register Not Empty flag */ + UART4_FLAG_IDLE = (uint16_t)0x0010, /*!< Idle line detected flag */ + UART4_FLAG_OR_LHE = (uint16_t)0x0008, /*!< OverRun error flag */ + UART4_FLAG_NF = (uint16_t)0x0004, /*!< Noise error flag */ + UART4_FLAG_FE = (uint16_t)0x0002, /*!< Framing Error flag */ + UART4_FLAG_PE = (uint16_t)0x0001, /*!< Parity Error flag */ + UART4_FLAG_SBK = (uint16_t)0x0101, /**< Send Break Complete interrupt flag */ + UART4_FLAG_LBDF = (uint16_t)0x0210, /**< LIN Break Detection Flag */ + UART4_FLAG_LHDF = (uint16_t)0x0302, /**< LIN Header Detection Flag*/ + UART4_FLAG_LSF = (uint16_t)0x0301 /**< LIN Sync Field Flag*/ +} UART4_Flag_TypeDef; + +/** + * @brief UART4 Interrupt definition + * UART4_IT possible values + * Elements values convention: 0xZYX + * X: Position of the corresponding Interrupt + * - For the following values, X means the interrupt position in the CR2 register. + * UART4_IT_TXE + * UART4_IT_TC + * UART4_IT_RXNE + * UART4_IT_IDLE + * UART4_IT_OR + * - For the UART4_IT_PE value, X means the flag position in the CR1 register. + * - For the UART4_IT_LBDF value, X means the flag position in the CR4 register. + * - For the UART4_IT_LHDF value, X means the flag position in the CR6 register. + * Y: Flag position + * - For the following values, Y means the flag (pending bit) position in the SR register. + * UART4_IT_TXE + * UART4_IT_TC + * UART4_IT_RXNE + * UART4_IT_IDLE + * UART4_IT_OR + * UART4_IT_PE + * - For the UART4_IT_LBDF value, Y means the flag position in the CR4 register. + * - For the UART4_IT_LHDF value, Y means the flag position in the CR6 register. + * Z: Register index: indicate in which register the dedicated interrupt source is: + * - 1==> CR1 register + * - 2==> CR2 register + * - 3==> CR4 register + * - 4==> CR6 register + */ +typedef enum { UART4_IT_TXE = (uint16_t)0x0277, /**< Transmit interrupt */ + UART4_IT_TC = (uint16_t)0x0266, /**< Transmission Complete interrupt */ + UART4_IT_RXNE = (uint16_t)0x0255, /**< Data Register Not Empty interrupt */ + UART4_IT_IDLE = (uint16_t)0x0244, /**< Idle line detected interrupt */ + UART4_IT_OR = (uint16_t)0x0235, /**< OverRun error interrupt */ + UART4_IT_PE = (uint16_t)0x0100, /**< Parity Error interrupt */ + UART4_IT_LBDF = (uint16_t)0x0346, /**< LIN Break Detection interrupt */ + UART4_IT_LHDF = (uint16_t)0x0412, /**< LIN Header Detection interrupt*/ + UART4_IT_RXNE_OR = (uint16_t)0x0205 /*!< Receive/Overrun interrupt */ + } UART4_IT_TypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup UART4_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function to check the different functions parameters. + */ + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the MODEs possible combination should be one of + * the following. + */ + +#define IS_UART4_MODE_OK(Mode) \ + (((Mode) == (uint8_t)UART4_MODE_RX_ENABLE) || \ + ((Mode) == (uint8_t)UART4_MODE_RX_DISABLE) || \ + ((Mode) == (uint8_t)UART4_MODE_TX_ENABLE) || \ + ((Mode) == (uint8_t)UART4_MODE_TX_DISABLE) || \ + ((Mode) == (uint8_t)UART4_MODE_TXRX_ENABLE) || \ + ((Mode) == (uint8_t)((uint8_t)UART4_MODE_TX_ENABLE|(uint8_t)UART4_MODE_RX_ENABLE)) || \ + ((Mode) == (uint8_t)((uint8_t)UART4_MODE_TX_ENABLE|(uint8_t)UART4_MODE_RX_DISABLE)) || \ + ((Mode) == (uint8_t)((uint8_t)UART4_MODE_TX_DISABLE|(uint8_t)UART4_MODE_RX_DISABLE)) || \ + ((Mode) == (uint8_t)((uint8_t)UART4_MODE_TX_DISABLE|(uint8_t)UART4_MODE_RX_ENABLE))) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the WordLengths + */ +#define IS_UART4_WORDLENGTH_OK(WordLength) \ + (((WordLength) == UART4_WORDLENGTH_8D) || \ + ((WordLength) == UART4_WORDLENGTH_9D)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the SyncModes; it should exclude values such + * as UART4_CLOCK_ENABLE|UART4_CLOCK_DISABLE + */ +#define IS_UART4_SYNCMODE_OK(SyncMode) \ + (!((((SyncMode)&(((uint8_t)UART4_SYNCMODE_CLOCK_ENABLE)|((uint8_t)UART4_SYNCMODE_CLOCK_DISABLE))) == (((uint8_t)UART4_SYNCMODE_CLOCK_ENABLE)|((uint8_t)UART4_SYNCMODE_CLOCK_DISABLE))) || \ + (((SyncMode)&(((uint8_t)UART4_SYNCMODE_CPOL_LOW )|((uint8_t)UART4_SYNCMODE_CPOL_HIGH))) == (((uint8_t)UART4_SYNCMODE_CPOL_LOW )|((uint8_t)UART4_SYNCMODE_CPOL_HIGH))) || \ + (((SyncMode)&(((uint8_t)UART4_SYNCMODE_CPHA_MIDDLE)|((uint8_t)UART4_SYNCMODE_CPHA_BEGINING))) == (((uint8_t)UART4_SYNCMODE_CPHA_MIDDLE)|((uint8_t)UART4_SYNCMODE_CPHA_BEGINING))) || \ + (((SyncMode)&(((uint8_t)UART4_SYNCMODE_LASTBIT_DISABLE)|((uint8_t)UART4_SYNCMODE_LASTBIT_ENABLE))) == (((uint8_t)UART4_SYNCMODE_LASTBIT_DISABLE)|((uint8_t)UART4_SYNCMODE_LASTBIT_ENABLE))))) + +/** + * @brief Macro used by the assert_param function in order to check the + * different sensitivity values for the FLAGs + */ +#define IS_UART4_FLAG_OK(Flag) \ + (((Flag) == UART4_FLAG_TXE) || \ + ((Flag) == UART4_FLAG_TC) || \ + ((Flag) == UART4_FLAG_RXNE) || \ + ((Flag) == UART4_FLAG_IDLE) || \ + ((Flag) == UART4_FLAG_OR_LHE) || \ + ((Flag) == UART4_FLAG_NF) || \ + ((Flag) == UART4_FLAG_FE) || \ + ((Flag) == UART4_FLAG_PE) || \ + ((Flag) == UART4_FLAG_SBK) || \ + ((Flag) == UART4_FLAG_LSF) || \ + ((Flag) == UART4_FLAG_LHDF) || \ + ((Flag) == UART4_FLAG_LBDF)) + + +/** + * @brief Macro used by the assert_param function in order to check the + * different sensitivity values for the FLAGs that can be cleared by writing 0 + */ +#define IS_UART4_CLEAR_FLAG_OK(Flag) \ + (((Flag) == UART4_FLAG_RXNE) || \ + ((Flag) == UART4_FLAG_LHDF) || \ + ((Flag) == UART4_FLAG_LSF) || \ + ((Flag) == UART4_FLAG_LBDF)) + +/** + * @brief Macro used by the assert_param function in order to check + * the different sensitivity values for the Interrupts + */ + +#define IS_UART4_CONFIG_IT_OK(Interrupt) \ + (((Interrupt) == UART4_IT_PE) || \ + ((Interrupt) == UART4_IT_TXE) || \ + ((Interrupt) == UART4_IT_TC) || \ + ((Interrupt) == UART4_IT_RXNE_OR ) || \ + ((Interrupt) == UART4_IT_IDLE) || \ + ((Interrupt) == UART4_IT_LHDF) || \ + ((Interrupt) == UART4_IT_LBDF)) + +/** + * @brief Macro used by the assert function in order to check the different + * sensitivity values for the pending bit + */ +#define IS_UART4_GET_IT_OK(ITPendingBit) \ + (((ITPendingBit) == UART4_IT_TXE) || \ + ((ITPendingBit) == UART4_IT_TC) || \ + ((ITPendingBit) == UART4_IT_RXNE) || \ + ((ITPendingBit) == UART4_IT_IDLE) || \ + ((ITPendingBit) == UART4_IT_OR) || \ + ((ITPendingBit) == UART4_IT_LBDF) || \ + ((ITPendingBit) == UART4_IT_LHDF) || \ + ((ITPendingBit) == UART4_IT_PE)) + +/** + * @brief Macro used by the assert function in order to check the different + * sensitivity values for the pending bit that can be cleared by writing 0 + */ +#define IS_UART4_CLEAR_IT_OK(ITPendingBit) \ + (((ITPendingBit) == UART4_IT_RXNE) || \ + ((ITPendingBit) == UART4_IT_LHDF) || \ + ((ITPendingBit) == UART4_IT_LBDF)) + + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the IrDAModes + */ +#define IS_UART4_IRDAMODE_OK(IrDAMode) \ + (((IrDAMode) == UART4_IRDAMODE_LOWPOWER) || \ + ((IrDAMode) == UART4_IRDAMODE_NORMAL)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the WakeUps + */ +#define IS_UART4_WAKEUP_OK(WakeUp) \ + (((WakeUp) == UART4_WAKEUP_IDLELINE) || \ + ((WakeUp) == UART4_WAKEUP_ADDRESSMARK)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the LINBreakDetectionLengths + */ +#define IS_UART4_LINBREAKDETECTIONLENGTH_OK(LINBreakDetectionLength) \ + (((LINBreakDetectionLength) == UART4_LINBREAKDETECTIONLENGTH_10BITS) || \ + ((LINBreakDetectionLength) == UART4_LINBREAKDETECTIONLENGTH_11BITS)) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the UART4_StopBits + */ +#define IS_UART4_STOPBITS_OK(StopBit) (((StopBit) == UART4_STOPBITS_1) || \ + ((StopBit) == UART4_STOPBITS_0_5) || \ + ((StopBit) == UART4_STOPBITS_2) || \ + ((StopBit) == UART4_STOPBITS_1_5 )) + +/** + * @brief Macro used by the assert_param function in order to check the different + * sensitivity values for the Paritys + */ +#define IS_UART4_PARITY_OK(Parity) (((Parity) == UART4_PARITY_NO) || \ + ((Parity) == UART4_PARITY_EVEN) || \ + ((Parity) == UART4_PARITY_ODD )) + +/** + * @brief Macro used by the assert_param function in order to check the maximum + * baudrate value + */ +#define IS_UART4_BAUDRATE_OK(NUM) ((NUM) <= (uint32_t)625000) + +/** + * @brief Macro used by the assert_param function in order to check the address + * of the UART4 or UART node + */ +#define UART4_ADDRESS_MAX ((uint8_t)16) +#define IS_UART4_ADDRESS_OK(node) ((node) < UART4_ADDRESS_MAX ) + +/** + * @brief Macro used by the assert_param function in order to check the LIN mode + */ +#define IS_UART4_SLAVE_OK(Mode) \ + (((Mode) == UART4_LIN_MODE_MASTER) || \ + ((Mode) == UART4_LIN_MODE_SLAVE)) + +/** + * @brief Macro used by the assert_param function in order to check the LIN + * automatic resynchronization mode + */ +#define IS_UART4_AUTOSYNC_OK(AutosyncMode) \ + (((AutosyncMode) == UART4_LIN_AUTOSYNC_ENABLE) || \ + ((AutosyncMode) == UART4_LIN_AUTOSYNC_DISABLE)) + +/** + * @brief Macro used by the assert_param function in order to check the LIN divider update method + */ +#define IS_UART4_DIVUP_OK(DivupMethod) \ + (((DivupMethod) == UART4_LIN_DIVUP_LBRR1) || \ + ((DivupMethod) == UART4_LIN_DIVUP_NEXTRXNE)) + + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ + +/** @addtogroup UART4_Exported_Functions + * @{ + */ +void UART4_DeInit(void); +void UART4_Init(uint32_t BaudRate, UART4_WordLength_TypeDef WordLength, + UART4_StopBits_TypeDef StopBits, UART4_Parity_TypeDef Parity, + UART4_SyncMode_TypeDef SyncMode, UART4_Mode_TypeDef Mode); +void UART4_Cmd(FunctionalState NewState); +void UART4_ITConfig(UART4_IT_TypeDef UART4_IT, FunctionalState NewState); +void UART4_HalfDuplexCmd(FunctionalState NewState); +void UART4_IrDAConfig(UART4_IrDAMode_TypeDef UART4_IrDAMode); +void UART4_IrDACmd(FunctionalState NewState); +void UART4_LINBreakDetectionConfig(UART4_LINBreakDetectionLength_TypeDef UART4_LINBreakDetectionLength); +void UART4_LINConfig(UART4_LinMode_TypeDef UART4_Mode, + UART4_LinAutosync_TypeDef UART4_Autosync, + UART4_LinDivUp_TypeDef UART4_DivUp); +void UART4_LINCmd(FunctionalState NewState); +void UART4_SmartCardCmd(FunctionalState NewState); +void UART4_SmartCardNACKCmd(FunctionalState NewState); +void UART4_WakeUpConfig(UART4_WakeUp_TypeDef UART4_WakeUp); +void UART4_ReceiverWakeUpCmd(FunctionalState NewState); +uint8_t UART4_ReceiveData8(void); +uint16_t UART4_ReceiveData9(void); +void UART4_SendData8(uint8_t Data); +void UART4_SendData9(uint16_t Data); +void UART4_SendBreak(void); +void UART4_SetAddress(uint8_t UART4_Address); +void UART4_SetGuardTime(uint8_t UART4_GuardTime); +void UART4_SetPrescaler(uint8_t UART4_Prescaler); +FlagStatus UART4_GetFlagStatus(UART4_Flag_TypeDef UART4_FLAG); +void UART4_ClearFlag(UART4_Flag_TypeDef UART4_FLAG); +ITStatus UART4_GetITStatus(UART4_IT_TypeDef UART4_IT); +void UART4_ClearITPendingBit(UART4_IT_TypeDef UART4_IT); + + +/** + * @} + */ + +#endif /* __STM8S_UART4_H */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/inc/stm8s_wwdg.h b/LOCK_STM8_BF/lib/inc/stm8s_wwdg.h new file mode 100644 index 0000000..5e8ec20 --- /dev/null +++ b/LOCK_STM8_BF/lib/inc/stm8s_wwdg.h @@ -0,0 +1,87 @@ +/** + ******************************************************************************** + * @file stm8s_wwdg.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all functions prototype and macros for the WWDG peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_WWDG_H +#define __STM8S_WWDG_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup WWDG_Private_Macros + * @{ + */ + +/** + * @brief Macro used by the assert function in order to check the + * values of the window register. + */ +#define IS_WWDG_WINDOWLIMITVALUE_OK(WindowLimitValue) ((WindowLimitValue) <= 0x7F) + +/** + * @brief Macro used by the assert function in order to check the different + * values of the counter register. + */ +#define IS_WWDG_COUNTERVALUE_OK(CounterValue) ((CounterValue) <= 0x7F) + +/** + * @} + */ + +/* Exported types ------------------------------------------------------------*/ + +/* Exported functions ------------------------------------------------------- */ + +/** @addtogroup WWDG_Exported_Functions + * @{ + */ + +void WWDG_Init(uint8_t Counter, uint8_t WindowValue); +void WWDG_SetCounter(uint8_t Counter); +uint8_t WWDG_GetCounter(void); +void WWDG_SWReset(void); +void WWDG_SetWindowValue(uint8_t WindowValue); + + +/** + * @} + */ + +#endif /* __STM8S_WWDG_H */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_adc1.c b/LOCK_STM8_BF/lib/src/stm8s_adc1.c new file mode 100644 index 0000000..d203a49 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_adc1.c @@ -0,0 +1,697 @@ +/** + ****************************************************************************** + * @file stm8s_adc1.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions/macros for the ADC1 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_adc1.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ + +/** + * @addtogroup ADC1_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the ADC1 peripheral registers to their default reset values. + * @param None + * @retval None + */ +void ADC1_DeInit(void) +{ + ADC1->CSR = ADC1_CSR_RESET_VALUE; + ADC1->CR1 = ADC1_CR1_RESET_VALUE; + ADC1->CR2 = ADC1_CR2_RESET_VALUE; + ADC1->CR3 = ADC1_CR3_RESET_VALUE; + ADC1->TDRH = ADC1_TDRH_RESET_VALUE; + ADC1->TDRL = ADC1_TDRL_RESET_VALUE; + ADC1->HTRH = ADC1_HTRH_RESET_VALUE; + ADC1->HTRL = ADC1_HTRL_RESET_VALUE; + ADC1->LTRH = ADC1_LTRH_RESET_VALUE; + ADC1->LTRL = ADC1_LTRL_RESET_VALUE; + ADC1->AWCRH = ADC1_AWCRH_RESET_VALUE; + ADC1->AWCRL = ADC1_AWCRL_RESET_VALUE; +} + +/** + * @brief Initializes the ADC1 peripheral according to the specified parameters + * @param ADC1_ConversionMode: specifies the conversion mode + * can be one of the values of @ref ADC1_ConvMode_TypeDef. + * @param ADC1_Channel: specifies the channel to convert + * can be one of the values of @ref ADC1_Channel_TypeDef. + * @param ADC1_PrescalerSelection: specifies the ADC1 prescaler + * can be one of the values of @ref ADC1_PresSel_TypeDef. + * @param ADC1_ExtTrigger: specifies the external trigger + * can be one of the values of @ref ADC1_ExtTrig_TypeDef. + * @param ADC1_ExtTriggerState: specifies the external trigger new state + * can be one of the values of @ref FunctionalState. + * @param ADC1_Align: specifies the converted data alignment + * can be one of the values of @ref ADC1_Align_TypeDef. + * @param ADC1_SchmittTriggerChannel: specifies the schmitt trigger channel + * can be one of the values of @ref ADC1_SchmittTrigg_TypeDef. + * @param ADC1_SchmittTriggerState: specifies the schmitt trigger state + * can be one of the values of @ref FunctionalState. + * @retval None + */ +void ADC1_Init(ADC1_ConvMode_TypeDef ADC1_ConversionMode, ADC1_Channel_TypeDef ADC1_Channel, ADC1_PresSel_TypeDef ADC1_PrescalerSelection, ADC1_ExtTrig_TypeDef ADC1_ExtTrigger, FunctionalState ADC1_ExtTriggerState, ADC1_Align_TypeDef ADC1_Align, ADC1_SchmittTrigg_TypeDef ADC1_SchmittTriggerChannel, FunctionalState ADC1_SchmittTriggerState) +{ + /* Check the parameters */ + assert_param(IS_ADC1_CONVERSIONMODE_OK(ADC1_ConversionMode)); + assert_param(IS_ADC1_CHANNEL_OK(ADC1_Channel)); + assert_param(IS_ADC1_PRESSEL_OK(ADC1_PrescalerSelection)); + assert_param(IS_ADC1_EXTTRIG_OK(ADC1_ExtTrigger)); + assert_param(IS_FUNCTIONALSTATE_OK(((ADC1_ExtTriggerState)))); + assert_param(IS_ADC1_ALIGN_OK(ADC1_Align)); + assert_param(IS_ADC1_SCHMITTTRIG_OK(ADC1_SchmittTriggerChannel)); + assert_param(IS_FUNCTIONALSTATE_OK(ADC1_SchmittTriggerState)); + + /*-----------------CR1 & CSR configuration --------------------*/ + /* Configure the conversion mode and the channel to convert + respectively according to ADC1_ConversionMode & ADC1_Channel values & ADC1_Align values */ + ADC1_ConversionConfig(ADC1_ConversionMode, ADC1_Channel, ADC1_Align); + /* Select the prescaler division factor according to ADC1_PrescalerSelection values */ + ADC1_PrescalerConfig(ADC1_PrescalerSelection); + + /*-----------------CR2 configuration --------------------*/ + /* Configure the external trigger state and event respectively + according to NewState, ADC1_ExtTrigger */ + ADC1_ExternalTriggerConfig(ADC1_ExtTrigger, ADC1_ExtTriggerState); + + /*------------------TDR configuration ---------------------------*/ + /* Configure the schmitt trigger channel and state respectively + according to ADC1_SchmittTriggerChannel & ADC1_SchmittTriggerNewState values */ + ADC1_SchmittTriggerConfig(ADC1_SchmittTriggerChannel, ADC1_SchmittTriggerState); + + /* Enable the ADC1 peripheral */ + ADC1->CR1 |= ADC1_CR1_ADON; +} + +/** + * @brief Enables or Disables the ADC1 peripheral. + * @param NewState: specifies the peripheral enabled or disabled state. + * @retval None + */ +void ADC1_Cmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + ADC1->CR1 |= ADC1_CR1_ADON; + } + else /* NewState == DISABLE */ + { + ADC1->CR1 &= (uint8_t)(~ADC1_CR1_ADON); + } +} + +/** + * @brief Enables or Disables the ADC1 scan mode. + * @param NewState: specifies the selected mode enabled or disabled state. + * @retval None + */ +void ADC1_ScanModeCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + ADC1->CR2 |= ADC1_CR2_SCAN; + } + else /* NewState == DISABLE */ + { + ADC1->CR2 &= (uint8_t)(~ADC1_CR2_SCAN); + } +} + +/** + * @brief Enables or Disables the ADC1 data store into the Data Buffer registers rather than in the Data Register + * @param NewState: specifies the selected mode enabled or disabled state. + * @retval None + */ +void ADC1_DataBufferCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + ADC1->CR3 |= ADC1_CR3_DBUF; + } + else /* NewState == DISABLE */ + { + ADC1->CR3 &= (uint8_t)(~ADC1_CR3_DBUF); + } +} + +/** + * @brief Enables or disables the ADC1 interrupt. + * @param ADC1_IT specifies the name of the interrupt to enable or disable. + * This parameter can be one of the following values: + * - ADC1_IT_AWDITEN : Analog WDG interrupt enable + * - ADC1_IT_EOCITEN : EOC iterrupt enable + * @param NewState specifies the state of the interrupt to apply. + * @retval None + */ +void ADC1_ITConfig(ADC1_IT_TypeDef ADC1_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC1_IT_OK(ADC1_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the ADC1 interrupts */ + ADC1->CSR |= (uint8_t)ADC1_IT; + } + else /* NewState == DISABLE */ + { + /* Disable the ADC1 interrupts */ + ADC1->CSR &= (uint8_t)((uint16_t)~(uint16_t)ADC1_IT); + } +} + +/** + * @brief Configure the ADC1 prescaler division factor. + * @param ADC1_Prescaler: the selected precaler. + * It can be one of the values of @ref ADC1_PresSel_TypeDef. + * @retval None + */ +void ADC1_PrescalerConfig(ADC1_PresSel_TypeDef ADC1_Prescaler) +{ + /* Check the parameter */ + assert_param(IS_ADC1_PRESSEL_OK(ADC1_Prescaler)); + + /* Clear the SPSEL bits */ + ADC1->CR1 &= (uint8_t)(~ADC1_CR1_SPSEL); + /* Select the prescaler division factor according to ADC1_PrescalerSelection values */ + ADC1->CR1 |= (uint8_t)(ADC1_Prescaler); +} + +/** + * @brief Enables or disables the ADC1 Schmitt Trigger on a selected channel. + * @param ADC1_SchmittTriggerChannel specifies the desired Channel. + * It can be set of the values of @ref ADC1_SchmittTrigg_TypeDef. + * @param NewState specifies Channel new status. + * can have one of the values of @ref FunctionalState. + * @retval None + */ +void ADC1_SchmittTriggerConfig(ADC1_SchmittTrigg_TypeDef ADC1_SchmittTriggerChannel, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC1_SCHMITTTRIG_OK(ADC1_SchmittTriggerChannel)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (ADC1_SchmittTriggerChannel == ADC1_SCHMITTTRIG_ALL) + { + if (NewState != DISABLE) + { + ADC1->TDRL &= (uint8_t)0x0; + ADC1->TDRH &= (uint8_t)0x0; + } + else /* NewState == DISABLE */ + { + ADC1->TDRL |= (uint8_t)0xFF; + ADC1->TDRH |= (uint8_t)0xFF; + } + } + else if (ADC1_SchmittTriggerChannel < ADC1_SCHMITTTRIG_CHANNEL8) + { + if (NewState != DISABLE) + { + ADC1->TDRL &= (uint8_t)(~(uint8_t)((uint8_t)0x01 << (uint8_t)ADC1_SchmittTriggerChannel)); + } + else /* NewState == DISABLE */ + { + ADC1->TDRL |= (uint8_t)((uint8_t)0x01 << (uint8_t)ADC1_SchmittTriggerChannel); + } + } + else /* ADC1_SchmittTriggerChannel >= ADC1_SCHMITTTRIG_CHANNEL8 */ + { + if (NewState != DISABLE) + { + ADC1->TDRH &= (uint8_t)(~(uint8_t)((uint8_t)0x01 << ((uint8_t)ADC1_SchmittTriggerChannel - (uint8_t)8))); + } + else /* NewState == DISABLE */ + { + ADC1->TDRH |= (uint8_t)((uint8_t)0x01 << ((uint8_t)ADC1_SchmittTriggerChannel - (uint8_t)8)); + } + } +} + +/** + * @brief Configure the ADC1 conversion on selected channel. + * @param ADC1_ConversionMode Specifies the conversion type. + * It can be set of the values of @ref ADC1_ConvMode_TypeDef + * @param ADC1_Channel specifies the ADC1 Channel. + * It can be set of the values of @ref ADC1_Channel_TypeDef + * @param ADC1_Align specifies the converted data alignment. + * It can be set of the values of @ref ADC1_Align_TypeDef + * @retval None + */ +void ADC1_ConversionConfig(ADC1_ConvMode_TypeDef ADC1_ConversionMode, ADC1_Channel_TypeDef ADC1_Channel, ADC1_Align_TypeDef ADC1_Align) +{ + /* Check the parameters */ + assert_param(IS_ADC1_CONVERSIONMODE_OK(ADC1_ConversionMode)); + assert_param(IS_ADC1_CHANNEL_OK(ADC1_Channel)); + assert_param(IS_ADC1_ALIGN_OK(ADC1_Align)); + + /* Clear the align bit */ + ADC1->CR2 &= (uint8_t)(~ADC1_CR2_ALIGN); + /* Configure the data alignment */ + ADC1->CR2 |= (uint8_t)(ADC1_Align); + + if (ADC1_ConversionMode == ADC1_CONVERSIONMODE_CONTINUOUS) + { + /* Set the continuous conversion mode */ + ADC1->CR1 |= ADC1_CR1_CONT; + } + else /* ADC1_ConversionMode == ADC1_CONVERSIONMODE_SINGLE */ + { + /* Set the single conversion mode */ + ADC1->CR1 &= (uint8_t)(~ADC1_CR1_CONT); + } + + /* Clear the ADC1 channels */ + ADC1->CSR &= (uint8_t)(~ADC1_CSR_CH); + /* Select the ADC1 channel */ + ADC1->CSR |= (uint8_t)(ADC1_Channel); +} + +/** + * @brief Configure the ADC1 conversion on external trigger event. + * @par Full description: + * The selected external trigger event can be enabled or disabled. + * @param ADC1_ExtTrigger to select the External trigger event. + * can have one of the values of @ref ADC1_ExtTrig_TypeDef. + * @param NewState to enable/disable the selected external trigger + * can have one of the values of @ref FunctionalState. + * @retval None + */ +void ADC1_ExternalTriggerConfig(ADC1_ExtTrig_TypeDef ADC1_ExtTrigger, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC1_EXTTRIG_OK(ADC1_ExtTrigger)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Clear the external trigger selection bits */ + ADC1->CR2 &= (uint8_t)(~ADC1_CR2_EXTSEL); + + if (NewState != DISABLE) + { + /* Enable the selected external Trigger */ + ADC1->CR2 |= (uint8_t)(ADC1_CR2_EXTTRIG); + } + else /* NewState == DISABLE */ + { + /* Disable the selected external trigger */ + ADC1->CR2 &= (uint8_t)(~ADC1_CR2_EXTTRIG); + } + + /* Set the selected external trigger */ + ADC1->CR2 |= (uint8_t)(ADC1_ExtTrigger); +} + +/** + * @brief Start ADC1 conversion + * @par Full description: + * This function triggers the start of conversion, after ADC1 configuration. + * @param None + * @retval None + * @par Required preconditions: + * Enable the ADC1 peripheral before calling this function + */ +void ADC1_StartConversion(void) +{ + ADC1->CR1 |= ADC1_CR1_ADON; +} + +/** + * @brief Get one sample of measured signal. + * @param None + * @retval ConversionValue: value of the measured signal. + * @par Required preconditions: + * ADC1 conversion finished. + */ +uint16_t ADC1_GetConversionValue(void) +{ + uint16_t temph = 0; + uint8_t templ = 0; + + if ((ADC1->CR2 & ADC1_CR2_ALIGN) != 0) /* Right alignment */ + { + /* Read LSB first */ + templ = ADC1->DRL; + /* Then read MSB */ + temph = ADC1->DRH; + + temph = (uint16_t)(templ | (uint16_t)(temph << (uint8_t)8)); + } + else /* Left alignment */ + { + /* Read MSB first*/ + temph = ADC1->DRH; + /* Then read LSB */ + templ = ADC1->DRL; + + temph = (uint16_t)((uint16_t)((uint16_t)templ << 6) | (uint16_t)((uint16_t)temph << 8)); + } + + return ((uint16_t)temph); +} + +/** + * @brief Enables or disables the analog watchdog for the given channel. + * @param Channel specifies the desired Channel. + * It can be set of the values of @ref ADC1_Channel_TypeDef. + * @param NewState specifies the analog watchdog new state. + * can have one of the values of @ref FunctionalState. + * @retval None + */ +void ADC1_AWDChannelConfig(ADC1_Channel_TypeDef Channel, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + assert_param(IS_ADC1_CHANNEL_OK(Channel)); + + if (Channel < (uint8_t)8) + { + if (NewState != DISABLE) + { + ADC1->AWCRL |= (uint8_t)((uint8_t)1 << Channel); + } + else /* NewState == DISABLE */ + { + ADC1->AWCRL &= (uint8_t)~(uint8_t)((uint8_t)1 << Channel); + } + } + else + { + if (NewState != DISABLE) + { + ADC1->AWCRH |= (uint8_t)((uint8_t)1 << (Channel - (uint8_t)8)); + } + else /* NewState == DISABLE */ + { + ADC1->AWCRH &= (uint8_t)~(uint8_t)((uint8_t)1 << (uint8_t)(Channel - (uint8_t)8)); + } + } +} + +/** + * @brief Sets the high threshold of the analog watchdog. + * @param Threshold specifies the high threshold value. + * this value depends on the reference voltage range. + * @retval None + */ +void ADC1_SetHighThreshold(uint16_t Threshold) +{ + ADC1->HTRH = (uint8_t)(Threshold >> (uint8_t)2); + ADC1->HTRL = (uint8_t)Threshold; +} + +/** + * @brief Sets the low threshold of the analog watchdog. + * @param Threshold specifies the low threshold value. + * this value depends on the reference voltage range. + * @retval None + */ +void ADC1_SetLowThreshold(uint16_t Threshold) +{ + ADC1->LTRL = (uint8_t)Threshold; + ADC1->LTRH = (uint8_t)(Threshold >> (uint8_t)2); +} + +/** + * @brief Get one sample of measured signal. + * @param Buffer specifies the buffer to read. + * @retval BufferValue: value read from the given buffer. + * @par Required preconditions: + * ADC1 conversion finished. + */ +uint16_t ADC1_GetBufferValue(uint8_t Buffer) +{ + uint16_t temph = 0; + uint8_t templ = 0; + + /* Check the parameters */ + assert_param(IS_ADC1_BUFFER_OK(Buffer)); + + if ((ADC1->CR2 & ADC1_CR2_ALIGN) != 0) /* Right alignment */ + { + /* Read LSB first */ + templ = *(uint8_t*)(uint16_t)((uint16_t)ADC1_BaseAddress + (uint8_t)(Buffer << 1) + 1); + /* Then read MSB */ + temph = *(uint8_t*)(uint16_t)((uint16_t)ADC1_BaseAddress + (uint8_t)(Buffer << 1)); + + temph = (uint16_t)(templ | (uint16_t)(temph << (uint8_t)8)); + } + else /* Left alignment */ + { + /* Read MSB first*/ + temph = *(uint8_t*)(uint16_t)((uint16_t)ADC1_BaseAddress + (uint8_t)(Buffer << 1)); + /* Then read LSB */ + templ = *(uint8_t*)(uint16_t)((uint16_t)ADC1_BaseAddress + (uint8_t)(Buffer << 1) + 1); + + temph = (uint16_t)((uint16_t)((uint16_t)templ << 6) | (uint16_t)(temph << 8)); + } + + return ((uint16_t)temph); +} + +/** + * @brief Checks the specified analog watchdog channel status. + * @param Channel: specify the channel of which to check the analog watchdog + * can be one of the values of @ref ADC1_Channel_TypeDef. + * @retval FlagStatus Status of the analog watchdog. + */ +FlagStatus ADC1_GetAWDChannelStatus(ADC1_Channel_TypeDef Channel) +{ + uint8_t status = 0; + + /* Check the parameters */ + assert_param(IS_ADC1_CHANNEL_OK(Channel)); + + if (Channel < (uint8_t)8) + { + status = (uint8_t)(ADC1->AWSRL & (uint8_t)((uint8_t)1 << Channel)); + } + else /* Channel = 8 | 9 */ + { + status = (uint8_t)(ADC1->AWSRH & (uint8_t)((uint8_t)1 << (Channel - (uint8_t)8))); + } + + return ((FlagStatus)status); +} + +/** + * @brief Checks the specified ADC1 flag status. + * @param Flag: ADC1 flag. + * can be one of the values of @ref ADC1_Flag_TypeDef. + * @retval FlagStatus Status of the ADC1 flag. + */ +FlagStatus ADC1_GetFlagStatus(ADC1_Flag_TypeDef Flag) +{ + uint8_t flagstatus = 0; + uint8_t temp = 0; + + /* Check the parameters */ + assert_param(IS_ADC1_FLAG_OK(Flag)); + + if ((Flag & 0x0F) == 0x01) + { + /* Get OVR flag status */ + flagstatus = (uint8_t)(ADC1->CR3 & ADC1_CR3_OVR); + } + else if ((Flag & 0xF0) == 0x10) + { + /* Get analog watchdog channel status */ + temp = (uint8_t)(Flag & (uint8_t)0x0F); + if (temp < 8) + { + flagstatus = (uint8_t)(ADC1->AWSRL & (uint8_t)((uint8_t)1 << temp)); + } + else + { + flagstatus = (uint8_t)(ADC1->AWSRH & (uint8_t)((uint8_t)1 << (temp - 8))); + } + } + else /* Get EOC | AWD flag status */ + { + flagstatus = (uint8_t)(ADC1->CSR & Flag); + } + return ((FlagStatus)flagstatus); + +} + +/** + * @brief Clear the specified ADC1 Flag. + * @param Flag: ADC1 flag. + * can be one of the values of @ref ADC1_Flag_TypeDef. + * @retval None + */ +void ADC1_ClearFlag(ADC1_Flag_TypeDef Flag) +{ + uint8_t temp = 0; + + /* Check the parameters */ + assert_param(IS_ADC1_FLAG_OK(Flag)); + + if ((Flag & 0x0F) == 0x01) + { + /* Clear OVR flag status */ + ADC1->CR3 &= (uint8_t)(~ADC1_CR3_OVR); + } + else if ((Flag & 0xF0) == 0x10) + { + /* Clear analog watchdog channel status */ + temp = (uint8_t)(Flag & (uint8_t)0x0F); + if (temp < 8) + { + ADC1->AWSRL &= (uint8_t)~(uint8_t)((uint8_t)1 << temp); + } + else + { + ADC1->AWSRH &= (uint8_t)~(uint8_t)((uint8_t)1 << (temp - 8)); + } + } + else /* Clear EOC | AWD flag status */ + { + ADC1->CSR &= (uint8_t) (~Flag); + } +} + +/** + * @brief Returns the specified pending bit status + * @param ITPendingBit : the IT pending bit to check. + * This parameter can be one of the following values: + * - ADC1_IT_AWD : Analog WDG IT status + * - ADC1_IT_AWS0 : Analog channel 0 IT status + * - ADC1_IT_AWS1 : Analog channel 1 IT status + * - ADC1_IT_AWS2 : Analog channel 2 IT status + * - ADC1_IT_AWS3 : Analog channel 3 IT status + * - ADC1_IT_AWS4 : Analog channel 4 IT status + * - ADC1_IT_AWS5 : Analog channel 5 IT status + * - ADC1_IT_AWS6 : Analog channel 6 IT status + * - ADC1_IT_AWS7 : Analog channel 7 IT status + * - ADC1_IT_AWS8 : Analog channel 8 IT status + * - ADC1_IT_AWS9 : Analog channel 9 IT status + * - ADC1_IT_EOC : EOC pending bit + * @retval ITStatus: status of the specified pending bit. + */ +ITStatus ADC1_GetITStatus(ADC1_IT_TypeDef ITPendingBit) +{ + ITStatus itstatus = RESET; + uint8_t temp = 0; + + /* Check the parameters */ + assert_param(IS_ADC1_ITPENDINGBIT_OK(ITPendingBit)); + + if (((uint16_t)ITPendingBit & 0xF0) == 0x10) + { + /* Get analog watchdog channel status */ + temp = (uint8_t)((uint16_t)ITPendingBit & 0x0F); + if (temp < 8) + { + itstatus = (ITStatus)(ADC1->AWSRL & (uint8_t)((uint8_t)1 << temp)); + } + else + { + itstatus = (ITStatus)(ADC1->AWSRH & (uint8_t)((uint8_t)1 << (temp - 8))); + } + } + else /* Get EOC | AWD flag status */ + { + itstatus = (ITStatus)(ADC1->CSR & (uint8_t)ITPendingBit); + } + return ((ITStatus)itstatus); +} + +/** + * @brief Clear the ADC1 End of Conversion pending bit. + * @param ITPendingBit : the IT pending bit to clear. + * This parameter can be one of the following values: + * - ADC1_IT_AWD : Analog WDG IT status + * - ADC1_IT_AWS0 : Analog channel 0 IT status + * - ADC1_IT_AWS1 : Analog channel 1 IT status + * - ADC1_IT_AWS2 : Analog channel 2 IT status + * - ADC1_IT_AWS3 : Analog channel 3 IT status + * - ADC1_IT_AWS4 : Analog channel 4 IT status + * - ADC1_IT_AWS5 : Analog channel 5 IT status + * - ADC1_IT_AWS6 : Analog channel 6 IT status + * - ADC1_IT_AWS7 : Analog channel 7 IT status + * - ADC1_IT_AWS8 : Analog channel 8 IT status + * - ADC1_IT_AWS9 : Analog channel 9 IT status + * - ADC1_IT_EOC : EOC pending bit + * @retval None + */ +void ADC1_ClearITPendingBit(ADC1_IT_TypeDef ITPendingBit) +{ + uint8_t temp = 0; + + /* Check the parameters */ + assert_param(IS_ADC1_ITPENDINGBIT_OK(ITPendingBit)); + + if (((uint16_t)ITPendingBit & 0xF0) == 0x10) + { + /* Clear analog watchdog channel status */ + temp = (uint8_t)((uint16_t)ITPendingBit & 0x0F); + if (temp < 8) + { + ADC1->AWSRL &= (uint8_t)~(uint8_t)((uint8_t)1 << temp); + } + else + { + ADC1->AWSRH &= (uint8_t)~(uint8_t)((uint8_t)1 << (temp - 8)); + } + } + else /* Clear EOC | AWD flag status */ + { + ADC1->CSR &= (uint8_t)((uint16_t)~(uint16_t)ITPendingBit); + } +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_adc2.c b/LOCK_STM8_BF/lib/src/stm8s_adc2.c new file mode 100644 index 0000000..e65c9bd --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_adc2.c @@ -0,0 +1,398 @@ +/** + ****************************************************************************** + * @file stm8s_adc2.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions/macros for the ADC2 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_adc2.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/* Public functions ----------------------------------------------------------*/ + +/** + * @addtogroup ADC2_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the ADC2 peripheral registers to their default reset + * values. + * @param None + * @retval None + */ +void ADC2_DeInit(void) +{ + ADC2->CSR = ADC2_CSR_RESET_VALUE; + ADC2->CR1 = ADC2_CR1_RESET_VALUE; + ADC2->CR2 = ADC2_CR2_RESET_VALUE; + ADC2->TDRH = ADC2_TDRH_RESET_VALUE; + ADC2->TDRL = ADC2_TDRL_RESET_VALUE; +} + +/** + * @brief Initializes the ADC2 peripheral according to the specified parameters + * @param ADC2_ConversionMode: specifies the conversion mode + * can be one of the values of @ref ADC2_ConvMode_TypeDef. + * @param ADC2_Channel: specifies the channel to convert + * can be one of the values of @ref ADC2_Channel_TypeDef. + * @param ADC2_PrescalerSelection: specifies the ADC2 prescaler + * can be one of the values of @ref ADC2_PresSel_TypeDef. + * @param ADC2_ExtTrigger: specifies the external trigger + * can be one of the values of @ref ADC2_ExtTrig_TypeDef. + * @param ADC2_ExtTriggerState: specifies the external trigger new state + * can be one of the values of @ref FunctionalState. + * @param ADC2_Align: specifies the converted data alignment + * can be one of the values of @ref ADC2_Align_TypeDef. + * @param ADC2_SchmittTriggerChannel: specifies the schmitt trigger channel + * can be one of the values of @ref ADC2_SchmittTrigg_TypeDef. + * @param ADC2_SchmittTriggerState: specifies the schmitt trigger state + * can be one of the values of @ref FunctionalState. + * @retval None + */ +void ADC2_Init(ADC2_ConvMode_TypeDef ADC2_ConversionMode, ADC2_Channel_TypeDef ADC2_Channel, ADC2_PresSel_TypeDef ADC2_PrescalerSelection, ADC2_ExtTrig_TypeDef ADC2_ExtTrigger, FunctionalState ADC2_ExtTriggerState, ADC2_Align_TypeDef ADC2_Align, ADC2_SchmittTrigg_TypeDef ADC2_SchmittTriggerChannel, FunctionalState ADC2_SchmittTriggerState) +{ + /* Check the parameters */ + assert_param(IS_ADC2_CONVERSIONMODE_OK(ADC2_ConversionMode)); + assert_param(IS_ADC2_CHANNEL_OK(ADC2_Channel)); + assert_param(IS_ADC2_PRESSEL_OK(ADC2_PrescalerSelection)); + assert_param(IS_ADC2_EXTTRIG_OK(ADC2_ExtTrigger)); + assert_param(IS_FUNCTIONALSTATE_OK(((ADC2_ExtTriggerState)))); + assert_param(IS_ADC2_ALIGN_OK(ADC2_Align)); + assert_param(IS_ADC2_SCHMITTTRIG_OK(ADC2_SchmittTriggerChannel)); + assert_param(IS_FUNCTIONALSTATE_OK(ADC2_SchmittTriggerState)); + + /*-----------------CR1 & CSR configuration --------------------*/ + /* Configure the conversion mode and the channel to convert + respectively according to ADC2_ConversionMode & ADC2_Channel values & ADC2_Align values */ + ADC2_ConversionConfig(ADC2_ConversionMode, ADC2_Channel, ADC2_Align); + /* Select the prescaler division factor according to ADC2_PrescalerSelection values */ + ADC2_PrescalerConfig(ADC2_PrescalerSelection); + + /*-----------------CR2 configuration --------------------*/ + /* Configure the external trigger state and event respectively + according to ADC2_ExtTrigStatus, ADC2_ExtTrigger */ + ADC2_ExternalTriggerConfig(ADC2_ExtTrigger, ADC2_ExtTriggerState); + + /*------------------TDR configuration ---------------------------*/ + /* Configure the schmitt trigger channel and state respectively + according to ADC2_SchmittTriggerChannel & ADC2_SchmittTriggerNewState values */ + ADC2_SchmittTriggerConfig(ADC2_SchmittTriggerChannel, ADC2_SchmittTriggerState); + + /* Enable the ADC2 peripheral */ + ADC2->CR1 |= ADC2_CR1_ADON; +} + +/** + * @brief Enables or Disables the ADC2 peripheral. + * @param NewState: specifies the peripheral enabled or disabled state. + * @retval None + */ +void ADC2_Cmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + ADC2->CR1 |= ADC2_CR1_ADON; + } + else /* NewState == DISABLE */ + { + ADC2->CR1 &= (uint8_t)(~ADC2_CR1_ADON); + } +} + +/** + * @brief Enables or disables the ADC2 interrupt. + * @param NewState specifies the state of ADC2 interrupt. + * @retval None + */ +void ADC2_ITConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the ADC2 interrupts */ + ADC2->CSR |= (uint8_t)ADC2_CSR_EOCIE; + } + else /*NewState == DISABLE */ + { + /* Disable the ADC2 interrupts */ + ADC2->CSR &= (uint8_t)(~ADC2_CSR_EOCIE); + } +} + +/** + * @brief Configure the ADC2 prescaler division factor. + * @param ADC2_Prescaler: the selected prescaler. + * It can be one of the values of @ref ADC2_PresSel_TypeDef. + * @retval None + */ +void ADC2_PrescalerConfig(ADC2_PresSel_TypeDef ADC2_Prescaler) +{ + /* Check the parameter */ + assert_param(IS_ADC2_PRESSEL_OK(ADC2_Prescaler)); + + /* Clear the SPSEL bits */ + ADC2->CR1 &= (uint8_t)(~ADC2_CR1_SPSEL); + /* Select the prescaler division factor according to ADC2_PrescalerSelection values */ + ADC2->CR1 |= (uint8_t)(ADC2_Prescaler); +} + +/** + * @brief Enables or disables the ADC2 Schmitt Trigger on a selected channel. + * @param ADC2_SchmittTriggerChannel specifies the desired Channel. + * It can be set of the values of @ref ADC2_SchmittTrigg_TypeDef. + * @param NewState specifies the Channel ADC2 Schmitt Trigger new status. + * can have one of the values of @ref FunctionalState. + * @retval None + */ +void ADC2_SchmittTriggerConfig(ADC2_SchmittTrigg_TypeDef ADC2_SchmittTriggerChannel, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC2_SCHMITTTRIG_OK(ADC2_SchmittTriggerChannel)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (ADC2_SchmittTriggerChannel == ADC2_SCHMITTTRIG_ALL) + { + if (NewState != DISABLE) + { + ADC2->TDRL &= (uint8_t)0x0; + ADC2->TDRH &= (uint8_t)0x0; + } + else /* NewState == DISABLE */ + { + ADC2->TDRL |= (uint8_t)0xFF; + ADC2->TDRH |= (uint8_t)0xFF; + } + } + else if (ADC2_SchmittTriggerChannel < ADC2_SCHMITTTRIG_CHANNEL8) + { + if (NewState != DISABLE) + { + ADC2->TDRL &= (uint8_t)(~(uint8_t)((uint8_t)0x01 << (uint8_t)ADC2_SchmittTriggerChannel)); + } + else /* NewState == DISABLE */ + { + ADC2->TDRL |= (uint8_t)((uint8_t)0x01 << (uint8_t)ADC2_SchmittTriggerChannel); + } + } + else /* ADC2_SchmittTriggerChannel >= ADC2_SCHMITTTRIG_CHANNEL8 */ + { + if (NewState != DISABLE) + { + ADC2->TDRH &= (uint8_t)(~(uint8_t)((uint8_t)0x01 << ((uint8_t)ADC2_SchmittTriggerChannel - (uint8_t)8))); + } + else /* NewState == DISABLE */ + { + ADC2->TDRH |= (uint8_t)((uint8_t)0x01 << ((uint8_t)ADC2_SchmittTriggerChannel - (uint8_t)8)); + } + } +} + +/** + * @brief Configure the ADC2 conversion on selected channel. + * @param ADC2_ConversionMode Specifies the conversion type. + * It can be set of the values of @ref ADC2_ConvMode_TypeDef + * @param ADC2_Channel specifies the ADC2 Channel. + * It can be set of the values of @ref ADC2_Channel_TypeDef + * @param ADC2_Align specifies the converted data alignment. + * It can be set of the values of @ref ADC2_Align_TypeDef + * @retval None + */ +void ADC2_ConversionConfig(ADC2_ConvMode_TypeDef ADC2_ConversionMode, ADC2_Channel_TypeDef ADC2_Channel, ADC2_Align_TypeDef ADC2_Align) +{ + /* Check the parameters */ + assert_param(IS_ADC2_CONVERSIONMODE_OK(ADC2_ConversionMode)); + assert_param(IS_ADC2_CHANNEL_OK(ADC2_Channel)); + assert_param(IS_ADC2_ALIGN_OK(ADC2_Align)); + + /* Clear the align bit */ + ADC2->CR2 &= (uint8_t)(~ADC2_CR2_ALIGN); + /* Configure the data alignment */ + ADC2->CR2 |= (uint8_t)(ADC2_Align); + + if (ADC2_ConversionMode == ADC2_CONVERSIONMODE_CONTINUOUS) + { + /* Set the continuous conversion mode */ + ADC2->CR1 |= ADC2_CR1_CONT; + } + else /* ADC2_ConversionMode == ADC2_CONVERSIONMODE_SINGLE */ + { + /* Set the single conversion mode */ + ADC2->CR1 &= (uint8_t)(~ADC2_CR1_CONT); + } + + /* Clear the ADC2 channels */ + ADC2->CSR &= (uint8_t)(~ADC2_CSR_CH); + /* Select the ADC2 channel */ + ADC2->CSR |= (uint8_t)(ADC2_Channel); +} + +/** + * @brief Configure the ADC2 conversion on external trigger event. + * @par Full description: + * The selected external trigger event can be enabled or disabled. + * @param ADC2_ExtTrigger to select the External trigger event. + * can have one of the values of @ref ADC2_ExtTrig_TypeDef. + * @param NewState to enable/disable the selected external trigger + * can have one of the values of @ref FunctionalState. + * @retval None + */ +void ADC2_ExternalTriggerConfig(ADC2_ExtTrig_TypeDef ADC2_ExtTrigger, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC2_EXTTRIG_OK(ADC2_ExtTrigger)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Clear the external trigger selection bits */ + ADC2->CR2 &= (uint8_t)(~ADC2_CR2_EXTSEL); + + if (NewState != DISABLE) + { + /* Enable the selected external Trigger */ + ADC2->CR2 |= (uint8_t)(ADC2_CR2_EXTTRIG); + } + else /* NewState == DISABLE */ + { + /* Disable the selected external trigger */ + ADC2->CR2 &= (uint8_t)(~ADC2_CR2_EXTTRIG); + } + + /* Set the selected external trigger */ + ADC2->CR2 |= (uint8_t)(ADC2_ExtTrigger); +} + +/** + * @brief Start ADC2 conversion + * @par Full description: + * This function triggers the start of conversion, after ADC2 configuration. + * @param None + * @retval None + * @par Required preconditions: + * Enable the ADC2 peripheral before calling this function + */ +void ADC2_StartConversion(void) +{ + ADC2->CR1 |= ADC2_CR1_ADON; +} + +/** + * @brief Get one sample of measured signal. + * @param None + * @retval ConversionValue: value of the measured signal. + * @par Required preconditions: + * ADC2 conversion finished. + */ +uint16_t ADC2_GetConversionValue(void) +{ + uint16_t temph = 0; + uint8_t templ = 0; + + if ((ADC2->CR2 & ADC2_CR2_ALIGN) != 0) /* Right alignment */ + { + /* Read LSB first */ + templ = ADC2->DRL; + /* Then read MSB */ + temph = ADC2->DRH; + + temph = (uint16_t)(templ | (uint16_t)(temph << (uint8_t)8)); + } + else /* Left alignment */ + { + /* Read MSB first*/ + temph = ADC2->DRH; + /* Then read LSB */ + templ = ADC2->DRL; + + temph = (uint16_t)((uint16_t)((uint16_t)templ << 6) | (uint16_t)((uint16_t)temph << 8)); + } + + return ((uint16_t)temph); +} + +/** + * @brief Checks the ADC2 EOC flag status. + * @param None + * @retval FlagStatus Status of the ADC2 EOC flag. + */ +FlagStatus ADC2_GetFlagStatus(void) +{ + /* Get EOC flag status */ + return (FlagStatus)(ADC2->CSR & ADC2_CSR_EOC); +} + +/** + * @brief Clear the ADC2 EOC Flag. + * @param None + * @retval None + */ +void ADC2_ClearFlag(void) +{ + ADC2->CSR &= (uint8_t)(~ADC2_CSR_EOC); +} + +/** + * @brief Returns the EOC pending bit status + * @par Parameters: + * None + * @retval FlagStatus: status of the EOC pending bit. + */ +ITStatus ADC2_GetITStatus(void) +{ + return (ITStatus)(ADC2->CSR & ADC2_CSR_EOC); +} + +/** + * @brief Clear the ADC2 End of Conversion pending bit. + * @param None + * @retval None + */ +void ADC2_ClearITPendingBit(void) +{ + ADC2->CSR &= (uint8_t)(~ADC2_CSR_EOC); +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_awu.c b/LOCK_STM8_BF/lib/src/stm8s_awu.c new file mode 100644 index 0000000..9df7bf5 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_awu.c @@ -0,0 +1,198 @@ +/** + ****************************************************************************** + * @file stm8s_awu.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the AWU peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_awu.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/* See also AWU_Timebase_TypeDef structure in stm8s_awu.h file : + N 2 5 1 2 4 8 1 3 6 1 2 5 1 2 1 3 + O 5 0 m m m m 6 2 4 2 5 1 s s 2 0 + I 0 0 s s s s m m m 8 6 2 s s + T u u s s s m m m + s s s s s +*/ +/** Contains the different values to write in the APR register (used by AWU_Init function) */ +CONST uint8_t APR_Array[17] = + { + 0, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 61, 23, 23, 62 + }; + +/** Contains the different values to write in the TBR register (used by AWU_Init function) */ +CONST uint8_t TBR_Array[17] = + { + 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 12, 14, 15, 15 + }; + +/* Public functions ----------------------------------------------------------*/ + +/** + * @addtogroup AWU_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the AWU peripheral registers to their default reset + * values. + * @param None + * @retval None + */ +void AWU_DeInit(void) +{ + AWU->CSR = AWU_CSR_RESET_VALUE; + AWU->APR = AWU_APR_RESET_VALUE; + AWU->TBR = AWU_TBR_RESET_VALUE; +} + +/** + * @brief Initializes the AWU peripheral according to the specified parameters. + * @param AWU_TimeBase : Time base selection (interval between AWU interrupts). + * can be one of the values of @ref AWU_Timebase_TypeDef. + * @retval None + * @par Required preconditions: + * The LS RC calibration must be performed before calling this function. + */ +void AWU_Init(AWU_Timebase_TypeDef AWU_TimeBase) +{ + /* Check parameter */ + assert_param(IS_AWU_TIMEBASE_OK(AWU_TimeBase)); + + /* Enable the AWU peripheral */ + AWU->CSR |= AWU_CSR_AWUEN; + + /* Set the TimeBase */ + AWU->TBR &= (uint8_t)(~AWU_TBR_AWUTB); + AWU->TBR |= TBR_Array[(uint8_t)AWU_TimeBase]; + + /* Set the APR divider */ + AWU->APR &= (uint8_t)(~AWU_APR_APR); + AWU->APR |= APR_Array[(uint8_t)AWU_TimeBase]; +} + +/** + * @brief Enable or disable the AWU peripheral. + * @param NewState Indicates the new state of the AWU peripheral. + * @retval None + * @par Required preconditions: + * Initialisation of AWU and LS RC calibration must be done before. + */ +void AWU_Cmd(FunctionalState NewState) +{ + if (NewState != DISABLE) + { + /* Enable the AWU peripheral */ + AWU->CSR |= AWU_CSR_AWUEN; + } + else + { + /* Disable the AWU peripheral */ + AWU->CSR &= (uint8_t)(~AWU_CSR_AWUEN); + } +} + +/** + * @brief Update APR register with the measured LSI frequency. + * @par Note on the APR calculation: + * A is the integer part of lsifreqkhz/4 and x the decimal part. + * x <= A/(1+2A) is equivalent to A >= x(1+2A) and also to 4A >= 4x(1+2A) [F1] + * but we know that A + x = lsifreqkhz/4 ==> 4x = lsifreqkhz-4A + * so [F1] can be written : + * 4A >= (lsifreqkhz-4A)(1+2A) + * @param LSIFreqHz Low Speed RC frequency measured by timer (in Hz). + * @retval None + * @par Required preconditions: + * - AWU must be disabled to avoid unwanted interrupts. + */ +void AWU_LSICalibrationConfig(uint32_t LSIFreqHz) +{ + uint16_t lsifreqkhz = 0x0; + uint16_t A = 0x0; + + /* Check parameter */ + assert_param(IS_LSI_FREQUENCY_OK(LSIFreqHz)); + + lsifreqkhz = (uint16_t)(LSIFreqHz / 1000); /* Converts value in kHz */ + + /* Calculation of AWU calibration value */ + + A = (uint16_t)(lsifreqkhz >> 2U); /* Division by 4, keep integer part only */ + + if ((4U * A) >= ((lsifreqkhz - (4U * A)) * (1U + (2U * A)))) + { + AWU->APR = (uint8_t)(A - 2U); + } + else + { + AWU->APR = (uint8_t)(A - 1U); + } +} + +/** + * @brief Configures AWU in Idle mode to reduce power consumption. + * @param None + * @retval None + */ +void AWU_IdleModeEnable(void) +{ + /* Disable AWU peripheral */ + AWU->CSR &= (uint8_t)(~AWU_CSR_AWUEN); + + /* No AWU timebase */ + AWU->TBR = (uint8_t)(~AWU_TBR_AWUTB); +} + +/** + * @brief Returns status of the AWU peripheral flag. + * @param None + * @retval FlagStatus : Status of the AWU flag. + * This parameter can be any of the @ref FlagStatus enumeration. + */ +FlagStatus AWU_GetFlagStatus(void) +{ + return((FlagStatus)(((uint8_t)(AWU->CSR & AWU_CSR_AWUF) == (uint8_t)0x00) ? RESET : SET)); +} + + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_beep.c b/LOCK_STM8_BF/lib/src/stm8s_beep.c new file mode 100644 index 0000000..4dacb8a --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_beep.c @@ -0,0 +1,153 @@ +/** + ****************************************************************************** + * @file stm8s_beep.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the BEEP peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_beep.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/* Public functions ----------------------------------------------------------*/ + +/** + * @addtogroup BEEP_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the BEEP peripheral registers to their default reset + * values. + * @param None + * @retval None + */ +void BEEP_DeInit(void) +{ + BEEP->CSR = BEEP_CSR_RESET_VALUE; +} + +/** + * @brief Initializes the BEEP function according to the specified parameters. + * @param BEEP_Frequency Frequency selection. + * can be one of the values of @ref BEEP_Frequency_TypeDef. + * @retval None + * @par Required preconditions: + * The LS RC calibration must be performed before calling this function. + */ +void BEEP_Init(BEEP_Frequency_TypeDef BEEP_Frequency) +{ + /* Check parameter */ + assert_param(IS_BEEP_FREQUENCY_OK(BEEP_Frequency)); + + /* Set a default calibration value if no calibration is done */ + if ((BEEP->CSR & BEEP_CSR_BEEPDIV) == BEEP_CSR_BEEPDIV) + { + BEEP->CSR &= (uint8_t)(~BEEP_CSR_BEEPDIV); /* Clear bits */ + BEEP->CSR |= BEEP_CALIBRATION_DEFAULT; + } + + /* Select the output frequency */ + BEEP->CSR &= (uint8_t)(~BEEP_CSR_BEEPSEL); + BEEP->CSR |= (uint8_t)(BEEP_Frequency); +} + +/** + * @brief Enable or disable the BEEP function. + * @param NewState Indicates the new state of the BEEP function. + * @retval None + * @par Required preconditions: + * Initialisation of BEEP and LS RC calibration must be done before. + */ +void BEEP_Cmd(FunctionalState NewState) +{ + if (NewState != DISABLE) + { + /* Enable the BEEP peripheral */ + BEEP->CSR |= BEEP_CSR_BEEPEN; + } + else + { + /* Disable the BEEP peripheral */ + BEEP->CSR &= (uint8_t)(~BEEP_CSR_BEEPEN); + } +} + +/** + * @brief Update CSR register with the measured LSI frequency. + * @par Note on the APR calculation: + * A is the integer part of LSIFreqkHz/4 and x the decimal part. + * x <= A/(1+2A) is equivalent to A >= x(1+2A) and also to 4A >= 4x(1+2A) [F1] + * but we know that A + x = LSIFreqkHz/4 ==> 4x = LSIFreqkHz-4A + * so [F1] can be written : + * 4A >= (LSIFreqkHz-4A)(1+2A) + * @param LSIFreqHz Low Speed RC frequency measured by timer (in Hz). + * @retval None + * @par Required preconditions: + * - BEEP must be disabled to avoid unwanted interrupts. + */ +void BEEP_LSICalibrationConfig(uint32_t LSIFreqHz) +{ + uint16_t lsifreqkhz; + uint16_t A; + + /* Check parameter */ + assert_param(IS_LSI_FREQUENCY_OK(LSIFreqHz)); + + lsifreqkhz = (uint16_t)(LSIFreqHz / 1000); /* Converts value in kHz */ + + /* Calculation of BEEPER calibration value */ + + BEEP->CSR &= (uint8_t)(~BEEP_CSR_BEEPDIV); /* Clear bits */ + + A = (uint16_t)(lsifreqkhz >> 3U); /* Division by 8, keep integer part only */ + + if ((8U * A) >= ((lsifreqkhz - (8U * A)) * (1U + (2U * A)))) + { + BEEP->CSR |= (uint8_t)(A - 2U); + } + else + { + BEEP->CSR |= (uint8_t)(A - 1U); + } +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_can.c b/LOCK_STM8_BF/lib/src/stm8s_can.c new file mode 100644 index 0000000..74d2aaf --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_can.c @@ -0,0 +1,1445 @@ +/** + ****************************************************************************** + * @file stm8s_can.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the CAN peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_can.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +#define CAN_IDLIST_IDMASK_MASK ((uint8_t) 0x55) +#define CAN_IDMASK_IDLIST_MASK ((uint8_t) 0xAA) +#define CAN_MODE_MASK ((uint8_t) 0x03) +#define CAN_ACKNOWLEDGE_TIMEOUT ((uint16_t)0xFFFF) +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +__IO uint32_t _Id = 0; +__IO uint8_t _IDE = 0; +__IO uint8_t _RTR = 0; +__IO uint8_t _DLC = 0; +__IO uint8_t _Data[8] = {0}; +__IO uint8_t _FMI = 0; +/* Private function prototypes -----------------------------------------------*/ +static ITStatus CheckITStatus(uint8_t CAN_Reg, uint8_t It_Bit); + +/* Private functions ---------------------------------------------------------*/ +/** + * @addtogroup CAN_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the CAN peripheral registers to their default reset values. + * @param None + * @retval None + */ +void CAN_DeInit(void) +{ + /* Request initialisation */ + CAN->MCR = CAN_MCR_INRQ; + CAN->PSR = CAN_Page_Config; + CAN_OperatingModeRequest(CAN_OperatingMode_Initialization); + CAN->Page.Config.ESR = CAN_ESR_RESET_VALUE; + CAN->Page.Config.EIER = CAN_EIER_RESET_VALUE; + CAN->Page.Config.BTR1 = CAN_BTR1_RESET_VALUE; + CAN->Page.Config.BTR2 = CAN_BTR2_RESET_VALUE; + CAN->Page.Config.FMR1 = CAN_FMR1_RESET_VALUE; + CAN->Page.Config.FMR2 = CAN_FMR2_RESET_VALUE; + CAN->Page.Config.FCR1 = CAN_FCR_RESET_VALUE; + CAN->Page.Config.FCR2 = CAN_FCR_RESET_VALUE; + CAN->Page.Config.FCR3 = CAN_FCR_RESET_VALUE; + CAN_OperatingModeRequest(CAN_OperatingMode_Normal); + CAN->PSR = CAN_Page_RxFifo; + CAN->Page.RxFIFO.MDLCR = CAN_MDLC_RESET_VALUE; + CAN->PSR = CAN_Page_TxMailBox0; + CAN->Page.TxMailbox.MDLCR = CAN_MDLC_RESET_VALUE; + CAN->PSR = CAN_Page_TxMailBox1; + CAN->Page.TxMailbox.MDLCR = CAN_MDLC_RESET_VALUE; + CAN->PSR = CAN_Page_TxMailBox2; + CAN->Page.TxMailbox.MDLCR = CAN_MDLC_RESET_VALUE; + + CAN->MCR = CAN_MCR_RESET_VALUE; + CAN->MSR = (uint8_t)(~CAN_MSR_RESET_VALUE);/* rc_w1 */ + CAN->TSR = (uint8_t)(~CAN_TSR_RESET_VALUE);/* rc_w1 */ + CAN->RFR = (uint8_t)(~CAN_RFR_RESET_VALUE);/* rc_w1 */ + CAN->IER = CAN_IER_RESET_VALUE; + CAN->DGR = CAN_DGR_RESET_VALUE; + CAN->PSR = CAN_PSR_RESET_VALUE; +} + +/** + * @brief Initializes the CAN peripheral according to the specified parameters. + * @param CAN_MasterCtrl : Master control option, can be one or a combination of @ref CAN_MasterCtrl_TypeDef. + * @param CAN_Mode : CAN mode , can be one of @ref CAN_Mode_TypeDef. + * @param CAN_SynJumpWidth : CAN Synchronisation Jump Width , can be one of @ref CAN_SynJumpWidth_TypeDef. + * @param CAN_BitSeg1 : CAN bit segment 1 , can be one of @ref CAN_BitSeg1_TypeDef. + * @param CAN_BitSeg2 : CAN bit segment 2 , can be one of @ref CAN_BitSeg2_TypeDef. + * @param CAN_Prescaler : CAN Baud Rate Prescaler , can be a value from 0x01 to 0xFF. + * @retval Indicates if initialization is succeed. it can be one of @ref CAN_InitStatus_TypeDef enumeration. + */ +CAN_InitStatus_TypeDef CAN_Init(CAN_MasterCtrl_TypeDef CAN_MasterCtrl, + CAN_Mode_TypeDef CAN_Mode, + CAN_SynJumpWidth_TypeDef CAN_SynJumpWidth, + CAN_BitSeg1_TypeDef CAN_BitSeg1, + CAN_BitSeg2_TypeDef CAN_BitSeg2, + uint8_t CAN_Prescaler) +{ + CAN_InitStatus_TypeDef InitStatus = CAN_InitStatus_Failed; + uint16_t timeout = CAN_ACKNOWLEDGE_TIMEOUT; + CAN_Page_TypeDef can_page = CAN_GetSelectedPage(); + + + /* Check the parameters */ + assert_param(IS_CAN_MASTERCTRL_OK(CAN_MasterCtrl)); + assert_param(IS_CAN_MODE_OK(CAN_Mode)); + assert_param(IS_CAN_SYNJUMPWIDTH_OK(CAN_SynJumpWidth)); + assert_param(IS_CAN_BITSEG1_OK(CAN_BitSeg1)); + assert_param(IS_CAN_BITSEG2_OK(CAN_BitSeg2)); + assert_param(IS_CAN_PRESCALER_OK(CAN_Prescaler)); + + /* Request initialisation */ + CAN->MCR = CAN_MCR_INRQ; + /* Wait the acknowledge */ + while (((uint8_t)(CAN->MSR & CAN_MSR_INAK) != 0x01) && ((uint16_t)timeout != 0)) + { + timeout--; + } + + /* Check acknowledged */ + if ((CAN->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) + { + + InitStatus = CAN_InitStatus_Failed; + + } + else + { + /* Set the time triggered communication mode & Set the automatic bus-off management & Set the automatic wake-up mode + & Set the no automatic retransmission & Set the receive FIFO locked mode & Set the transmit FIFO priority */ + CAN->MCR |= (uint8_t)CAN_MasterCtrl; + + /* Set the bit timing register */ + CAN->DGR |= (uint8_t)CAN_Mode ; + CAN->PSR = CAN_Page_Config; + CAN->Page.Config.BTR1 = (uint8_t)((uint8_t)(CAN_Prescaler - (uint8_t)1) | CAN_SynJumpWidth); + CAN->Page.Config.BTR2 = (uint8_t)(CAN_BitSeg1 | (uint8_t)CAN_BitSeg2); + + /* Request leave initialisation */ + CAN->MCR &= (uint8_t)(~CAN_MCR_INRQ); + /* Wait the acknowledge */ + timeout = 0xFFFF; + while ((((uint8_t)(CAN->MSR & CAN_MSR_INAK) == 0x01))&&(timeout != 0)) + { + timeout--; + } + /* Check acknowledged */ + if ((CAN->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) + { + InitStatus = CAN_InitStatus_Failed; + } + else + { + InitStatus = CAN_InitStatus_Success; + } + } + /*Restore Last Page*/ + CAN_SelectPage(can_page); + + /* Return the status of initialization */ + return (CAN_InitStatus_TypeDef)InitStatus; +} + +/** + * @brief Initializes the CAN peripheral Filter according to the specified parameters. + * @param CAN_FilterNumber : CAN Filter number , can be one of @ref CAN_FilterNumber_TypeDef + * @param CAN_FilterActivation : CAN Filter Activation state , can be one of @ref FunctionalState + * @param CAN_FilterMode : CAN Filter Mode , can be one of @ref CAN_FilterMode_TypeDef + * @param CAN_FilterScale : CAN Filter Scale , can be one of @ref CAN_FilterScale_TypeDef + * @param CAN_FilterID1 : CAN Filter ID 1 , can be a value from 0x00 to 0xFF + * @param CAN_FilterID2 : CAN Filter ID 2 , can be a value from 0x00 to 0xFF + * @param CAN_FilterID3 : CAN Filter ID 3 , can be a value from 0x00 to 0xFF + * @param CAN_FilterID4 : CAN Filter ID 4 , can be a value from 0x00 to 0xFF + * @param CAN_FilterIDMask1 : CAN Filter ID 1/ Mask 1 , can be a value from 0x00 to 0xFF depending of CAN_FilterMode parameter + * @param CAN_FilterIDMask2 : CAN Filter ID 2/ Mask 2 , can be a value from 0x00 to 0xFF depending of CAN_FilterMode parameter + * @param CAN_FilterIDMask3 : CAN Filter ID 3/ Mask 3 , can be a value from 0x00 to 0xFF depending of CAN_FilterMode parameter + * @param CAN_FilterIDMask4 : CAN Filter ID 4/ Mask 4 , can be a value from 0x00 to 0xFF depending of CAN_FilterMode parameter + * @retval None + */ +void CAN_FilterInit(CAN_FilterNumber_TypeDef CAN_FilterNumber, + FunctionalState CAN_FilterActivation, + CAN_FilterMode_TypeDef CAN_FilterMode, + CAN_FilterScale_TypeDef CAN_FilterScale, + uint8_t CAN_FilterID1, + uint8_t CAN_FilterID2, + uint8_t CAN_FilterID3, + uint8_t CAN_FilterID4, + uint8_t CAN_FilterIDMask1, + uint8_t CAN_FilterIDMask2, + uint8_t CAN_FilterIDMask3, + uint8_t CAN_FilterIDMask4) +{ + uint8_t fact = 0; + uint8_t fsc = 0; + uint8_t fmhl = 0; + + CAN_Page_TypeDef can_page_filter = CAN_Page_Filter01; + CAN_Page_TypeDef can_page = CAN_GetSelectedPage(); + + /* Check the parameters */ + assert_param(IS_CAN_FILTER_NUMBER_OK(CAN_FilterNumber)); + assert_param(IS_FUNCTIONALSTATE_OK(CAN_FilterActivation)); + assert_param(IS_CAN_FILTER_MODE_OK(CAN_FilterMode)); + assert_param(IS_CAN_FILTER_SCALE_OK(CAN_FilterScale)); + + + if (CAN_FilterNumber == CAN_FilterNumber_0) + { + fact = 0x01; + fsc = 0x00; + fmhl = 0x03; + + can_page_filter = CAN_Page_Filter01; + } + else if (CAN_FilterNumber == CAN_FilterNumber_1) + { + fact = 0x10; + fsc = 0x04; + fmhl = 0x0C; + + can_page_filter = CAN_Page_Filter01; + } + else if (CAN_FilterNumber == CAN_FilterNumber_2) + { + fact = 0x01; + fsc = 0x00; + fmhl = 0x30; + + can_page_filter = CAN_Page_Filter23; + } + else if (CAN_FilterNumber == CAN_FilterNumber_3) + { + fact = 0x10; + fsc = 0x04; + fmhl = 0xC0; + + can_page_filter = CAN_Page_Filter23; + } + else if (CAN_FilterNumber == CAN_FilterNumber_4) + { + fact = 0x01; + fsc = 0x00; + fmhl = 0x03; + + can_page_filter = CAN_Page_Filter45; + } + else /*if (CAN_FilterNumber == CAN_FilterNumber_5)*/ + { + fact = 0x10; + fsc = 0x04; + fmhl = 0x0C; + + can_page_filter = CAN_Page_Filter45; + } + + + CAN_OperatingModeRequest(CAN_OperatingMode_Initialization); + + CAN->PSR = CAN_Page_Config; + /*---------------------------------------------------------*/ + /*Configuration of Filter Scale */ + /*---------------------------------------------------------*/ + + if (can_page_filter == CAN_Page_Filter01) /* FCR1 */ + { + /* Filter Deactivation & Reset the Filter Scale */ + CAN->Page.Config.FCR1 &= (uint8_t)(~(uint8_t)(fact | (uint8_t)((uint8_t)(CAN_FCR1_FSC00|CAN_FCR1_FSC01) << fsc ))); + /* Set the new Filter Scale */ + CAN->Page.Config.FCR1 |= (uint8_t)(CAN_FilterScale << fsc); + } + else if (can_page_filter == CAN_Page_Filter23) /* FCR2*/ + { + /* Filter Deactivation & Reset the Filter Scale */ + CAN->Page.Config.FCR2 &= (uint8_t)~(uint8_t)( fact | (uint8_t)((uint8_t)(CAN_FCR1_FSC00|CAN_FCR1_FSC01) << fsc )); + + /* Set the new Filter Scale */ + CAN->Page.Config.FCR2 |= (uint8_t)(CAN_FilterScale << fsc); + + } + else /*if(can_page_filter == CAN_Page_Filter45)*/ /* FCR3*/ + { + /* Filter Deactivation & Reset the Filter Scale */ + CAN->Page.Config.FCR3 &= (uint8_t)~(uint8_t)( fact | (uint8_t)((uint8_t)(CAN_FCR1_FSC00|CAN_FCR1_FSC01) << fsc )); + + /* Set the new Filter Scale */ + CAN->Page.Config.FCR3 |= (uint8_t)(CAN_FilterScale << fsc); + } + + /*---------------------------------------------------------*/ + /*Configuration of Filter Mode */ + /*---------------------------------------------------------*/ + if (can_page_filter != CAN_Page_Filter45) /* FMR1*/ + { + /* Filter Mode */ + if (CAN_FilterMode == CAN_FilterMode_IdMask) + { + /*Id/Mask mode for the filter*/ + CAN->Page.Config.FMR1 &= (uint8_t)~(fmhl); + } + else if ( CAN_FilterMode == CAN_FilterMode_IdList) + { + /*Identifier list mode for the filter*/ + CAN->Page.Config.FMR1 |= (uint8_t)(fmhl); + } + else if ( CAN_FilterMode == CAN_FilterMode_IdList_IdMask) + { + /*Identifier list mode is first for the filter*/ + CAN->Page.Config.FMR1 |= (uint8_t)(fmhl & CAN_IDLIST_IDMASK_MASK); + } + else /* ( CAN_FilterMode == CAN_FilterMode_IdMask_IdList)*/ + { + /*Id Mask mode is first for the filter*/ + CAN->Page.Config.FMR1 |= (uint8_t)(fmhl & CAN_IDMASK_IDLIST_MASK); + } + + + } + else /* FMR2 */ + { + + /* Filter Mode */ + if (CAN_FilterMode == CAN_FilterMode_IdMask) + { + /*Id/Mask mode for the filter*/ + CAN->Page.Config.FMR2 &= (uint8_t)~(fmhl); + } + else if ( CAN_FilterMode == CAN_FilterMode_IdList) + { + /*Identifier list mode for the filter*/ + CAN->Page.Config.FMR2 |= (uint8_t)(fmhl); + } + else if ( CAN_FilterMode == CAN_FilterMode_IdList_IdMask) + { + /*Identifier list mode is first for the filter*/ + CAN->Page.Config.FMR2 |= (uint8_t)(fmhl & CAN_IDLIST_IDMASK_MASK); + } + else /* ( CAN_FilterMode == CAN_FilterMode_IdMask_IdList)*/ + { + /*Id Mask mode is first for the filter*/ + CAN->Page.Config.FMR2 |= (uint8_t)(fmhl & CAN_IDMASK_IDLIST_MASK); + } + } + /*---------------------------------------------------------*/ + /*Configuration of Filter IDs */ + /*---------------------------------------------------------*/ + CAN->PSR = (uint8_t)can_page_filter; + if (fsc != 0) + { + /* Filter Scale */ + if (CAN_FilterScale == CAN_FilterScale_8Bit) + { + CAN->Page.Filter.FR09 = CAN_FilterID1; + CAN->Page.Filter.FR10 = CAN_FilterIDMask1; + CAN->Page.Filter.FR11 = CAN_FilterID2; + CAN->Page.Filter.FR12 = CAN_FilterIDMask2; + CAN->Page.Filter.FR13 = CAN_FilterID3; + CAN->Page.Filter.FR14 = CAN_FilterIDMask3; + CAN->Page.Filter.FR15 = CAN_FilterID4; + CAN->Page.Filter.FR16 = CAN_FilterIDMask4; + } + else if (CAN_FilterScale == CAN_FilterScale_16_8Bit) + { + CAN->Page.Filter.FR09 = CAN_FilterID1; + CAN->Page.Filter.FR10 = CAN_FilterID2; + CAN->Page.Filter.FR11 = CAN_FilterIDMask1; + CAN->Page.Filter.FR12 = CAN_FilterIDMask2; + CAN->Page.Filter.FR13 = CAN_FilterID3; + CAN->Page.Filter.FR14 = CAN_FilterIDMask3; + CAN->Page.Filter.FR15 = CAN_FilterID4; + CAN->Page.Filter.FR16 = CAN_FilterIDMask4; + } + else if (CAN_FilterScale == CAN_FilterScale_16Bit) + { + CAN->Page.Filter.FR09 = CAN_FilterID1; + CAN->Page.Filter.FR10 = CAN_FilterID2; + CAN->Page.Filter.FR11 = CAN_FilterIDMask1; + CAN->Page.Filter.FR12 = CAN_FilterIDMask2; + CAN->Page.Filter.FR13 = CAN_FilterID3; + CAN->Page.Filter.FR14 = CAN_FilterID4; + CAN->Page.Filter.FR15 = CAN_FilterIDMask3; + CAN->Page.Filter.FR16 = CAN_FilterIDMask4; + } + else if (CAN_FilterScale == CAN_FilterScale_32Bit) + { + CAN->Page.Filter.FR09 = CAN_FilterID1; + CAN->Page.Filter.FR10 = CAN_FilterID2; + CAN->Page.Filter.FR11 = CAN_FilterID3; + CAN->Page.Filter.FR12 = CAN_FilterID4; + CAN->Page.Filter.FR13 = CAN_FilterIDMask1; + CAN->Page.Filter.FR14 = CAN_FilterIDMask2; + CAN->Page.Filter.FR15 = CAN_FilterIDMask3; + CAN->Page.Filter.FR16 = CAN_FilterIDMask4; + } + } + else + { + /* Filter Scale */ + if (CAN_FilterScale == CAN_FilterScale_8Bit) + { + CAN->Page.Filter.FR01 = CAN_FilterID1; + CAN->Page.Filter.FR02 = CAN_FilterIDMask1; + CAN->Page.Filter.FR03 = CAN_FilterID2; + CAN->Page.Filter.FR04 = CAN_FilterIDMask2; + CAN->Page.Filter.FR05 = CAN_FilterID3; + CAN->Page.Filter.FR06 = CAN_FilterIDMask3; + CAN->Page.Filter.FR07 = CAN_FilterID4; + CAN->Page.Filter.FR08 = CAN_FilterIDMask4; + } + else if (CAN_FilterScale == CAN_FilterScale_16_8Bit) + { + CAN->Page.Filter.FR01 = CAN_FilterID1; + CAN->Page.Filter.FR02 = CAN_FilterID2; + CAN->Page.Filter.FR03 = CAN_FilterIDMask1; + CAN->Page.Filter.FR04 = CAN_FilterIDMask2; + CAN->Page.Filter.FR05 = CAN_FilterID3; + CAN->Page.Filter.FR06 = CAN_FilterIDMask3; + CAN->Page.Filter.FR07 = CAN_FilterID4; + CAN->Page.Filter.FR08 = CAN_FilterIDMask4; + } + else if (CAN_FilterScale == CAN_FilterScale_16Bit) + { + CAN->Page.Filter.FR01 = CAN_FilterID1; + CAN->Page.Filter.FR02 = CAN_FilterID2; + CAN->Page.Filter.FR03 = CAN_FilterIDMask1; + CAN->Page.Filter.FR04 = CAN_FilterIDMask2; + CAN->Page.Filter.FR05 = CAN_FilterID3; + CAN->Page.Filter.FR06 = CAN_FilterID4; + CAN->Page.Filter.FR07 = CAN_FilterIDMask3; + CAN->Page.Filter.FR08 = CAN_FilterIDMask4; + } + else if (CAN_FilterScale == CAN_FilterScale_32Bit) + { + CAN->Page.Filter.FR01 = CAN_FilterID1; + CAN->Page.Filter.FR02 = CAN_FilterID2; + CAN->Page.Filter.FR03 = CAN_FilterID3; + CAN->Page.Filter.FR04 = CAN_FilterID4; + CAN->Page.Filter.FR05 = CAN_FilterIDMask1; + CAN->Page.Filter.FR06 = CAN_FilterIDMask2; + CAN->Page.Filter.FR07 = CAN_FilterIDMask3; + CAN->Page.Filter.FR08 = CAN_FilterIDMask4; + } + } + + + /*---------------------------------------------------------*/ + /*Configuration of Filter Activation */ + /*---------------------------------------------------------*/ + /* Filter activation */ + CAN->PSR = CAN_Page_Config; + if (CAN_FilterActivation != DISABLE) + { + if ((CAN_FilterNumber & 0x06) == 0x00) /* FCR1*/ + { CAN->Page.Config.FCR1 |= (uint8_t)fact; + } + else if ((CAN_FilterNumber & 0x06) == 0x02) /*FCR2*/ + { CAN->Page.Config.FCR2 |= (uint8_t)fact; + } + else /*if((CAN_FilterNumber & 0x06) == 0x04)*/ /*FCR3*/ + { CAN->Page.Config.FCR3 |= (uint8_t)fact; + } + } + CAN_OperatingModeRequest(CAN_OperatingMode_Normal); + /*Restore Last Page*/ + CAN_SelectPage(can_page); +} + +/** + * @brief Enables or disables the specified CAN interrupts. + * @param CAN_IT: specifies the CAN interrupt sources to be enabled or disabled. + * @param NewState : CAN_IT new state , can be one of @ref FunctionalState + * @retval None + */ +void CAN_ITConfig(CAN_IT_TypeDef CAN_IT, FunctionalState NewState) +{ + uint8_t tmperrorinterrupt = 0; + CAN_Page_TypeDef can_page = CAN_GetSelectedPage(); + + + /* Check the parameters */ + assert_param(IS_CAN_IT_CONFIG_OK(CAN_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + tmperrorinterrupt = (uint8_t)(((uint16_t)CAN_IT) >>7); + tmperrorinterrupt = (uint8_t)((uint8_t)((uint16_t)tmperrorinterrupt & 0xF0) | + (uint8_t)((uint8_t)((uint16_t)tmperrorinterrupt & 0x0F) >>1)); + + CAN->PSR = CAN_Page_Config; + if (NewState != DISABLE) + { + /* Enable the selected CAN interrupt */ + CAN->IER |= (uint8_t)(CAN_IT); + CAN->Page.Config.EIER |= (uint8_t)(tmperrorinterrupt); + } + else + { + /* Disable the selected CAN interrupt */ + CAN->IER &= (uint8_t)~(uint8_t)((uint16_t)CAN_IT); + CAN->Page.Config.EIER &= (uint8_t)~(tmperrorinterrupt); + } + /*Restore Last Page*/ + CAN_SelectPage(can_page); +} + +/** + * @brief Enables or Disables the ST7 CAN Compatibility. + * if the ST7 compatibility is Enabled, CAN provides only 2 mailboxes. + * if the ST7 compatibility is Disabled, CAN provides 3 mailboxes. + * @param CAN_ST7Compatibility : CAN ST7 Compatibility , this parameter can be one of @ref CAN_ST7Compatibility_TypeDef enumeration. + * @retval None + */ +void CAN_ST7CompatibilityCmd(CAN_ST7Compatibility_TypeDef CAN_ST7Compatibility) +{ + /* Check the parameters */ + assert_param(IS_CAN_ST7_COMPATIBILITY_OK(CAN_ST7Compatibility)); + /*Reset the old configuration of TXM2E */ + CAN->DGR &= (uint8_t)(~CAN_DGR_TXM2E); + + /*Set the old configuration of TXM2E */ + CAN->DGR |= (uint8_t)CAN_ST7Compatibility; +} + +/** + * @brief Enables or disables the CAN Time TriggerOperation communication mode. + * @param NewState : Mode new state , can be one of @ref FunctionalState + * @retval None + */ +void CAN_TTComModeCmd(FunctionalState NewState) +{ + CAN_Page_TypeDef can_page = CAN_GetSelectedPage(); + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + if (NewState != DISABLE) + { + /*Enable the TTCM mode */ + CAN->MCR |= CAN_MCR_TTCM; + /*Set TGT bits setting in Tx and FIFO pages*/ + CAN->PSR = CAN_Page_TxMailBox0; + CAN->Page.TxMailbox.MDLCR |= CAN_MDLCR_TGT; + CAN->PSR = CAN_Page_TxMailBox1; + CAN->Page.TxMailbox.MDLCR |= CAN_MDLCR_TGT; + CAN->PSR = CAN_Page_TxMailBox2; + CAN->Page.TxMailbox.MDLCR |= CAN_MDLCR_TGT; + CAN->PSR = CAN_Page_RxFifo; + CAN->Page.RxFIFO.MDLCR |= CAN_MDLCR_TGT; + } + else + { + /*Disable the TTCM mode */ + CAN->MCR &= ((uint8_t)~CAN_MCR_TTCM); + /*Reset TGT bits setting in Tx and FIFO pages*/ + CAN->PSR = CAN_Page_TxMailBox0; + CAN->Page.TxMailbox.MDLCR &= ((uint8_t)~CAN_MDLCR_TGT); + CAN->PSR = CAN_Page_TxMailBox1; + CAN->Page.TxMailbox.MDLCR &= ((uint8_t)~CAN_MDLCR_TGT); + CAN->PSR = CAN_Page_TxMailBox2; + CAN->Page.TxMailbox.MDLCR &= ((uint8_t)~CAN_MDLCR_TGT); + CAN->PSR = CAN_Page_RxFifo; + CAN->Page.RxFIFO.MDLCR &= ((uint8_t)~CAN_MDLCR_TGT); + } + /*Restore Last Page*/ + CAN_SelectPage(can_page); +} + +/** + * @brief Initiates the transmission of a message. + * @param CAN_Id the ID number of the message, its size depends on @ref CAN_IDE value. + * @param[in] CAN_IDE the ID type of the message, this parameter can be one of the @ref CAN_Id_TypeDef enumeration. + * @param[in] CAN_RTR the message type, this parameter can be one of the @ref CAN_RTR_TypeDef enumeration. + * @param[in] CAN_DLC the number of data in the message type, this parameter can be a value between 0 to 7. + * @param[in] CAN_Data pointer to a the @ref uint8_t table which contains data to sent. + * @retval Transmit Status, this returned value can be one of the @ref CAN_TxStatus_TypeDef enumeration. + */ +CAN_TxStatus_TypeDef CAN_Transmit(uint32_t CAN_Id, + CAN_Id_TypeDef CAN_IDE, + CAN_RTR_TypeDef CAN_RTR, + uint8_t CAN_DLC, + uint8_t *CAN_Data) +{ + CAN_TxStatus_TypeDef CAN_TxStatus = CAN_TxStatus_NoMailBox; + CAN_Page_TypeDef can_page = CAN_GetSelectedPage(); + /* Check the parameters */ + assert_param(IS_CAN_IDTYPE_OK(CAN_IDE)); + if (CAN_IDE != CAN_Id_Standard) + { + assert_param(IS_CAN_EXTID_OK(CAN_Id)); + } + else + { + assert_param(IS_CAN_STDID_OK(CAN_Id)); + } + assert_param(IS_CAN_RTR_OK(CAN_RTR)); + assert_param(IS_CAN_DLC_OK(CAN_DLC)); + /* Select one empty transmit mailbox */ + if ((CAN->TPR & CAN_TPR_TME0) == CAN_TPR_TME0) + { + CAN_TxStatus = CAN_TxStatus_MailBox0Ok; + } + else if ((CAN->TPR & CAN_TPR_TME1) == CAN_TPR_TME1) + { + CAN_TxStatus = CAN_TxStatus_MailBox1Ok; + } + else if ((CAN->TPR & CAN_TPR_TME2) == CAN_TPR_TME2) + { + CAN_TxStatus = CAN_TxStatus_MailBox2Ok; + } + else + { + CAN_TxStatus = CAN_TxStatus_NoMailBox; + } + if (CAN_TxStatus != CAN_TxStatus_NoMailBox) + { + CAN->PSR = (uint8_t)CAN_TxStatus; + /* Set up the Id */ + if (CAN_IDE != CAN_Id_Standard) + { + CAN_Id &= (uint32_t)CAN_EXTID_SIZE; + CAN->Page.TxMailbox.MIDR4 = (uint8_t)(CAN_Id); + CAN_Id = CAN_Id>>8; + CAN->Page.TxMailbox.MIDR3 = (uint8_t)(CAN_Id); + CAN_Id = CAN_Id>>8; + CAN->Page.TxMailbox.MIDR2 = (uint8_t)(CAN_Id); + CAN_Id = CAN_Id>>8; + CAN->Page.TxMailbox.MIDR1 = (uint8_t)(CAN_Id |CAN_IDE | CAN_RTR); + } + else + { + CAN_Id &= (uint16_t)CAN_STDID_SIZE; + CAN->Page.TxMailbox.MIDR1 = (uint8_t)((CAN_Id>>6) | (CAN_RTR)) ; + CAN->Page.TxMailbox.MIDR2 = (uint8_t)(CAN_Id<<2); + } + /* Set up the DLC */ + /*clear old DLC value*/ + CAN->Page.TxMailbox.MDLCR &= (uint8_t)0xF0; + /*set the new value of DLC*/ + CAN->Page.TxMailbox.MDLCR |= CAN_DLC; + /* Set up the data field */ + CAN->Page.TxMailbox.MDAR1 = CAN_Data[0]; + CAN->Page.TxMailbox.MDAR2 = CAN_Data[1]; + CAN->Page.TxMailbox.MDAR3 = CAN_Data[2]; + CAN->Page.TxMailbox.MDAR4 = CAN_Data[3]; + CAN->Page.TxMailbox.MDAR5 = CAN_Data[4]; + CAN->Page.TxMailbox.MDAR6 = CAN_Data[5]; + CAN->Page.TxMailbox.MDAR7 = CAN_Data[6]; + CAN->Page.TxMailbox.MDAR8 = CAN_Data[7]; + /* Request transmission */ + CAN->Page.TxMailbox.MCSR |= CAN_MCSR_TXRQ; + } + /*Restore Last Page*/ + CAN_SelectPage(can_page); + return (CAN_TxStatus_TypeDef)CAN_TxStatus; +} + +/** + * @brief Checks the transmission of a message. + * @param TransmitMailbox: the number of the mailbox that is used for transmission, can be on of @ref CAN_TransmitMailBox_TypeDef. + * @retval CAN_TxStatus_Ok if the CAN driver transmits the message, CAN_TxStatus_Failed in an other case. + */ +CAN_TxStatus_TypeDef CAN_TransmitStatus(CAN_TransmitMailBox_TypeDef CAN_TransmitMailbox) +{ + /* RQCP, TXOK and TME bits */ + CAN_TxStatus_TypeDef tstate = CAN_TxStatus_Failed; + uint8_t tmpstate=0; + + /* Check the parameters */ + assert_param(IS_CAN_TRANSMITMAILBOX_OK(CAN_TransmitMailbox)); + + switch (CAN_TransmitMailbox) + { + case (CAN_TransmitMailBox_0): tmpstate = (uint8_t)((CAN->TSR & (uint8_t)(CAN_TSR_RQCP0|CAN_TSR_TXOK0))); + tmpstate |= (uint8_t)((CAN->TPR & CAN_TPR_TME0)); + break; + case (CAN_TransmitMailBox_1): tmpstate = (uint8_t)((uint8_t)(CAN->TSR & (uint8_t)(CAN_TSR_RQCP1|CAN_TSR_TXOK1))>>1); + tmpstate |= (uint8_t)((uint8_t)(CAN->TPR & CAN_TPR_TME1) >> 1); + break; + case (CAN_TransmitMailBox_2): tmpstate = (uint8_t)((uint8_t)(CAN->TSR & (uint8_t)(CAN_TSR_RQCP2|CAN_TSR_TXOK2))>>2); + tmpstate |= (uint8_t)((uint8_t)(CAN->TPR & CAN_TPR_TME2) >> 2); + break; + default: + tstate = CAN_TxStatus_Failed; + break; + } + + switch (tmpstate) + { + /*transmit pending */ + case (0x00): tstate = CAN_TxStatus_Pending; + break; + /* transmit failed */ + case (0x05): tstate = CAN_TxStatus_Failed; + break; + /* transmit succeeded */ + case (0x15): tstate = CAN_TxStatus_Ok; + break; + /* transmit mailbox is empty : no activity on this TX mail box */ + case (0x04): tstate = CAN_TxStatus_MailBoxEmpty; + break; + default: + tstate = CAN_TxStatus_Failed; + break; + } + + return (CAN_TxStatus_TypeDef)tstate; +} + +/** + * @brief Cancels a transmit request. + * @param TransmitMailbox : the Transmission mailbox, can be one of CAN_TransmitMailBox_TypeDef + * @retval None + */ +void CAN_CancelTransmit(CAN_TransmitMailBox_TypeDef CAN_TransmitMailbox) +{ + CAN_Page_TypeDef can_page = CAN_GetSelectedPage(); + /* Check the parameters */ + assert_param(IS_CAN_TRANSMITMAILBOX_OK(CAN_TransmitMailbox)); + /*switch to the specific page */ + CAN->PSR = (uint8_t)CAN_TransmitMailbox; + /* abort transmission */ + CAN->Page.TxMailbox.MCSR |= CAN_MCSR_ABRQ; + /*Restore Last Page*/ + CAN_SelectPage(can_page); +} + +/** + * @brief Releases the CAN FIFO. + * @param None + * @retval None + */ +void CAN_FIFORelease(void) +{ + /* Release FIFO*/ + CAN->RFR = CAN_RFR_RFOM; /*rc-w1*/ +} + +/** + * @brief Returns the number of pending messages. + * @retval Number of pending messages. + */ +CAN_NbrPendingMessage_TypeDef CAN_MessagePending(void) +{ + CAN_NbrPendingMessage_TypeDef msgpending = CAN_NbrPendingMessage_0; + msgpending = (CAN_NbrPendingMessage_TypeDef)(CAN->RFR & CAN_RFR_FMP01); + return (CAN_NbrPendingMessage_TypeDef)msgpending; +} + +/** + * @brief Receives a message which contains CAN Id, IDE, RTR + * DLC, data and FMI number. + * In order to get these data, use CAN_GetReceivedId(), CAN_GetReceivedIDE(), CAN_GetReceivedRTR(), + * CAN_GetReceivedDLC(), CAN_GetReceivedFMI() and CAN_GetReceivedData() functions. + * @param None + * @retval None + */ +void CAN_Receive(void) +{ + CAN_Page_TypeDef can_page = CAN_GetSelectedPage(); + uint32_t temp1 = 0, temp2 = 0, temp3 = 0; + + /* select Fifo page*/ + CAN->PSR = CAN_Page_RxFifo; + + /* Get the Id */ + _IDE = (uint8_t)(CAN->Page.RxFIFO.MIDR1 & CAN_Id_Extended); + if (_IDE != CAN_Id_Standard) + { + temp1 = ((uint32_t)((uint32_t)CAN->Page.RxFIFO.MIDR3) << 8); + temp2 = ((uint32_t)((uint32_t)CAN->Page.RxFIFO.MIDR2) << 16); + temp3 = ((uint32_t)((uint32_t)CAN->Page.RxFIFO.MIDR1 & 0x1F) << 24); + + _Id = (uint32_t)CAN_EXTID_SIZE & ((CAN->Page.RxFIFO.MIDR4) | temp1 | temp2 | temp3 ); + } + else + { + temp1 = (uint16_t)((uint16_t)((uint16_t)((uint16_t)CAN->Page.RxFIFO.MIDR1 & 0x1F) << 6)); + temp2 = (uint16_t)((uint16_t)((uint16_t)CAN->Page.RxFIFO.MIDR2 >> 2)&0x3F); + + _Id = (uint16_t)CAN_STDID_SIZE & (temp1 | temp2 ); + } + + _RTR = (uint8_t)((uint8_t)0x20 & CAN->Page.RxFIFO.MIDR1); + + /* Get the DLC */ + _DLC = (uint8_t)(CAN->Page.RxFIFO.MDLCR & (uint8_t)0x0F); + + /* Get the FMI */ + _FMI = CAN->Page.RxFIFO.MFMI; + + /* Get the data field */ + _Data[0] = CAN->Page.RxFIFO.MDAR1; + _Data[1] = CAN->Page.RxFIFO.MDAR2; + _Data[2] = CAN->Page.RxFIFO.MDAR3; + _Data[3] = CAN->Page.RxFIFO.MDAR4; + _Data[4] = CAN->Page.RxFIFO.MDAR5; + _Data[5] = CAN->Page.RxFIFO.MDAR6; + _Data[6] = CAN->Page.RxFIFO.MDAR7; + _Data[7] = CAN->Page.RxFIFO.MDAR8; + + /* Release the FIFO */ + CAN_FIFORelease(); + /*Restore Last Page*/ + CAN_SelectPage(can_page); +} + +/** + * @brief Gets the CAN Id of the received message. + * @param None + * @retval the received CAN message Id. + * @par Required preconditions: + * This function is used to get data loaded by CAN_Receive function. + * Before using this function, CAN_Receive function must be called. + */ +uint32_t CAN_GetReceivedId(void) +{ + return (_Id); +} + +/** + * @brief Gets the CAN IDE of the received message. + * @param None + * @retval the received CAN message IDE. + * @par Required preconditions: + * This function is used to get data loaded by CAN_Receive function. + * Before using this function, CAN_Receive function must be called. + */ +CAN_Id_TypeDef CAN_GetReceivedIDE(void) +{ + return (CAN_Id_TypeDef)(_IDE); +} + +/** + * @brief Gets the CAN RTR of the received message. + * @param None + * @retval the received CAN message RTR. + * @par Required preconditions: + * This function is used to get data loaded by CAN_Receive function. + * Before using this function, CAN_Receive function must be called. + */ +CAN_RTR_TypeDef CAN_GetReceivedRTR(void) +{ + return (CAN_RTR_TypeDef)(_RTR); +} + +/** + * @brief Gets the CAN DLC of the received message. + * @param None + * @retval the received CAN message DLC. + * @par Required preconditions: + * This function is used to get data loaded by CAN_Receive function. + * Before using this function, CAN_Receive function must be called. + */ +uint8_t CAN_GetReceivedDLC(void) +{ + return (_DLC); +} + +/** + * @brief Gets the CAN Data of the received message. + * @param CAN_DataIndexe : number of the received Data, it can + * be an integer between 0 to 7. + * @retval the received CAN message ith Data. + * @par Required preconditions: + * This function is used to get data loaded by CAN_Receive function. + * Before using this function, CAN_Receive function must be called. + */ +uint8_t CAN_GetReceivedData(uint8_t CAN_DataIndex) +{ + assert_param(IS_CAN_DLC_OK(CAN_DataIndex)); + return (_Data[CAN_DataIndex]); +} + +/** + * @brief Gets the CAN FMI of the received message. + * @param None + * @retval the received CAN message FMI. + * @par Required preconditions: + * This function is used to get data loaded by CAN_Receive function. + * Before using this function, CAN_Receive function must be called. + */ +uint8_t CAN_GetReceivedFMI(void) +{ + return (_FMI); +} + +/** + * @brief Returns the Received time stamp. + * @param None + * @retval uint16_t the received time stamp. + */ +uint16_t CAN_GetMessageTimeStamp(void) +{ + uint16_t timestamp = 0; + CAN_Page_TypeDef can_page = CAN_GetSelectedPage(); + + /*switch to the specific page */ + CAN->PSR = CAN_Page_RxFifo; + /* Get the Received Time stamp */ + timestamp = CAN->Page.RxFIFO.MTSRL; + timestamp |= (uint16_t)(((uint16_t)CAN->Page.RxFIFO.MTSRH)<<8); + + /*Restore Last Page*/ + CAN_SelectPage(can_page); + + return (uint16_t)(timestamp); +} + +/** + * @brief Enters the Sleep low power mode. + * @param None + * @retval CAN_Sleep_Ok if sleep entered, CAN_Sleep_Failed in an other case. + */ +CAN_Sleep_TypeDef CAN_Sleep(void) +{ + CAN_Sleep_TypeDef sleepstatus = CAN_Sleep_Failed; + + /* Request Sleep mode */ + CAN->MCR = (uint8_t)((uint8_t)(CAN->MCR & (uint8_t)(~CAN_MCR_INRQ)) | CAN_MCR_SLEEP); + + /* Sleep mode status */ + if ((CAN->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK) + { + /* Sleep mode not entered */ + sleepstatus = CAN_Sleep_Ok; + } + + /* At this step, sleep mode status */ + return (CAN_Sleep_TypeDef) sleepstatus; +} + +/** + * @brief Wakes the CAN up. + * @param None + * @retval CAN_WakeUp_Ok if sleep mode left, CAN_WakeUp_Failed in an other case. + */ +CAN_WakeUp_TypeDef CAN_WakeUp(void) +{ + CAN_WakeUp_TypeDef wakeupstatus = CAN_WakeUp_Failed; + + /* Wake up request */ + CAN->MCR &= (uint8_t)(~CAN_MCR_SLEEP); + + /* Sleep mode status */ + if ((CAN->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK) + { + /* Sleep mode exited */ + wakeupstatus = CAN_WakeUp_Ok; + } + + /* At this step, sleep mode status */ + return (CAN_WakeUp_TypeDef)wakeupstatus; +} + +/** + * @brief Select the CAN Operation mode. + * @param CAN_OperatingMode CAN Operating Mode , + * this parameter can be one of @ref CAN_OperatingMode_TypeDef enumeration. + * @retval the status of the requested mode which can be + * - CAN_ModeStatus_Failed CAN failed entering the specific mode + * - CAN_ModeStatus_Success CAN Succeed entering the specific mode + + */ +CAN_ModeStatus_TypeDef CAN_OperatingModeRequest(CAN_OperatingMode_TypeDef CAN_OperatingMode) +{ + uint16_t timeout = CAN_ACKNOWLEDGE_TIMEOUT; + uint8_t modestatus = 0; + + assert_param(IS_CAN_OPERATINGMODE_OK(CAN_OperatingMode)); + + if (CAN_OperatingMode == CAN_OperatingMode_Initialization) + { + /* Request initialisation */ + CAN->MCR = (uint8_t)((uint8_t)(CAN->MCR & (uint8_t)(~CAN_MCR_SLEEP)) | CAN_MCR_INRQ); + + /* Wait the acknowledge */ + while (((CAN->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) && (timeout != 0)) + { + timeout--; + } + if ((CAN->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) + { + modestatus = CAN_ModeStatus_Failed; + } + else + { + modestatus = CAN_ModeStatus_Success; + } + + } + else if (CAN_OperatingMode == CAN_OperatingMode_Normal) + { + /* Request leave initialisation and sleep mode and enter Normal mode */ + CAN->MCR &= (uint8_t)(~(CAN_MCR_SLEEP|CAN_MCR_INRQ)); + + /* Wait the acknowledge */ + while (((CAN->MSR & CAN_MODE_MASK) != 0) && (timeout!=0)) + { + timeout--; + } + if ((CAN->MSR & CAN_MODE_MASK) != 0) + { + modestatus = CAN_ModeStatus_Failed; + } + else + { + modestatus = CAN_ModeStatus_Success; + } + } + else if (CAN_OperatingMode == CAN_OperatingMode_Sleep) + { + /* Request Sleep mode */ + CAN->MCR = (uint8_t)((uint8_t)(CAN->MCR & (uint8_t)(~CAN_MCR_INRQ)) | CAN_MCR_SLEEP); + + /* Wait the acknowledge */ + while (((CAN->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) && (timeout!=0)) + { + timeout--; + } + if ((CAN->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) + { + modestatus = CAN_ModeStatus_Failed; + } + else + { + modestatus = CAN_ModeStatus_Success; + } + } + else + { + modestatus = CAN_ModeStatus_Failed; + } + return (CAN_ModeStatus_TypeDef)(modestatus); +} + +/** + * @brief Gets the Last Error Code. + * @param None + * @retval Error Code. + */ +CAN_ErrorCode_TypeDef CAN_GetLastErrorCode(void) +{ + CAN_ErrorCode_TypeDef errcode = CAN_ErrorCode_NoErr; + CAN_Page_TypeDef can_page = CAN_GetSelectedPage(); + + CAN->PSR = CAN_Page_Config; + errcode = (CAN_ErrorCode_TypeDef)((CAN->Page.Config.ESR) & (CAN_ESR_LEC)); + + /*Restore Last Page*/ + CAN_SelectPage(can_page); + + return (CAN_ErrorCode_TypeDef)(errcode); +} + +/** + * @brief Clears the CAN's pending flags. + * @param CAN_FLAG : Flag to be cleared, can be one of the following parameters: + * CAN_FLAG_RQCP0 Request MailBox0 Flag + * CAN_FLAG_RQCP1 Request MailBox1 Flag + * CAN_FLAG_RQCP2 Request MailBox2 Flag + * CAN_FLAG_FF FIFO Full Flag + * CAN_FLAG_FOV FIFO Overrun Flag + * CAN_FLAG_WKU wake up Flag + * CAN_FLAG_LEC Last error code Flag + * @retval None + */ +void CAN_ClearFlag(CAN_FLAG_TypeDef CAN_Flag) +{ + CAN_Page_TypeDef can_page = (CAN_Page_TypeDef)0; + /* Check the parameters */ + assert_param(IS_CAN_FLAG_CLEAR_OK(CAN_Flag)); + if (((uint16_t)CAN_Flag & 0x0700)!= RESET) + { + if (((uint16_t)CAN_Flag & 0x020B)!= RESET) + { + /*Receive Flags*/ + CAN->RFR = (uint8_t)(CAN_Flag); + } + else if (((uint16_t)CAN_Flag & 0x0403)!= RESET) + { + /*Transmit Flags*/ + CAN->TSR = (uint8_t)(CAN_Flag); + } + else /*if((CAN_Flag & 0x0108)!=(uint16_t)RESET)*/ + { + /*wake up Flags*/ + CAN->MSR = (uint8_t)(CAN_Flag); + } + } + else + { + /*Error Flags*/ + can_page = CAN_GetSelectedPage(); + + /* Clear the selected CAN flags */ + CAN->PSR = CAN_Page_Config; + CAN->Page.Config.ESR = (uint8_t)RESET; + + /*Restore Last Page*/ + CAN_SelectPage(can_page); + } +} + +/** + * @brief Checks whether the specified CAN flag is set or not. + * @param CAN_FLAG: specifies the flag to check, can be one of @ref CAN_FLAG_TypeDef enumeration. + * @retval The new state of CAN_FLAG which can be one of @ref FlagStatus. + */ +FlagStatus CAN_GetFlagStatus(CAN_FLAG_TypeDef CAN_Flag) +{ + FlagStatus bitstatus = RESET; + CAN_Page_TypeDef can_page = (CAN_Page_TypeDef)0; + + /* Check the parameters */ + assert_param(IS_CAN_FLAG_STATUS_OK(CAN_Flag)); + + if (((uint16_t)CAN_Flag & 0x0700)!= RESET) + { + if (((uint16_t)CAN_Flag & 0x020B)!= RESET) + { + /*Receive Flags*/ + if ((CAN->RFR & (uint16_t)CAN_Flag )!= RESET) + { + /* CAN_FLAG is set */ + bitstatus = SET; + } + else + { + /* CAN_FLAG is reset */ + bitstatus = RESET; + } + + } + else if (((uint16_t)CAN_Flag & 0x0403)!= RESET) + { + /*Transmit Flags*/ + if ((CAN->TSR & (uint16_t)CAN_Flag )!= RESET) + { + /* CAN_FLAG is set */ + bitstatus = SET; + } + else + { + /* CAN_FLAG is reset */ + bitstatus = RESET; + } + } + else /*if((CAN_Flag & 0x0108)!=(uint16_t)RESET)*/ + { + /*wake up Flags*/ + if ((CAN->MSR & (uint16_t)CAN_Flag )!= RESET) + { + /* CAN_FLAG is set */ + bitstatus = SET; + } + else + { + /* CAN_FLAG is reset */ + bitstatus = RESET; + } + } + } + else + { + /*Error Flags*/ + can_page = CAN_GetSelectedPage(); + + CAN->PSR = CAN_Page_Config; + if ((CAN->Page.Config.ESR & (uint16_t)CAN_Flag) != RESET) + { + /* CAN_FLAG is set */ + bitstatus = SET; + } + else + { + /* CAN_FLAG is reset */ + bitstatus = RESET; + } + /*Restore Last Page*/ + CAN_SelectPage(can_page); + } + + + /* Return the CAN_FLAG status */ + return (FlagStatus)bitstatus; +} + +/** + * @brief Checks whether the specified CAN interrupt has occurred or not. + * @param CAN_IT: specifies the CAN interrupt source to check, can be one of @ref CAN_IT_TypeDef. + * @retval The new state of CAN_IT, which can be one of @ref ITStatus. + */ +ITStatus CAN_GetITStatus(CAN_IT_TypeDef CAN_IT) +{ + ITStatus pendingbitstatus = RESET; + CAN_Page_TypeDef can_page = CAN_GetSelectedPage(); + + /* Check the parameters */ + assert_param(IS_CAN_IT_STATUS_OK(CAN_IT)); + + + switch (CAN_IT) + { + case CAN_IT_TME: + if ((CAN->IER & CAN_IER_TMEIE) !=RESET) + { + pendingbitstatus = CheckITStatus(CAN->TSR, CAN_TSR_RQCP012); + } + else + { + pendingbitstatus = RESET; + } + break; + + case CAN_IT_FMP: + if ((CAN->IER & CAN_IER_FMPIE) !=RESET) + { + pendingbitstatus = CheckITStatus(CAN->RFR, CAN_RFR_FMP01); + } + else + { + pendingbitstatus = RESET; + } + break; + case CAN_IT_FF: + if ((CAN->IER & CAN_IER_FFIE) !=RESET) + { + pendingbitstatus = CheckITStatus(CAN->RFR, CAN_RFR_FULL); + } + else + { + pendingbitstatus = RESET; + } + break; + case CAN_IT_FOV: + if ((CAN->IER & CAN_IER_FOVIE) !=RESET) + { + pendingbitstatus = CheckITStatus(CAN->RFR, CAN_RFR_FOVR); + } + else + { + pendingbitstatus = RESET; + } + break; + case CAN_IT_WKU: + if ((CAN->IER & CAN_IER_WKUIE) !=RESET) + { + pendingbitstatus = CheckITStatus(CAN->MSR, CAN_MSR_WKUI); + } + else + { + pendingbitstatus = RESET; + } + break; + + case CAN_IT_ERR: + CAN->PSR = CAN_Page_Config; + if ((CAN->Page.Config.EIER & CAN_EIER_ERRIE) !=RESET) + { + pendingbitstatus = CheckITStatus(CAN->Page.Config.ESR, CAN_ESR_EWGF|CAN_ESR_EPVF|CAN_ESR_BOFF|CAN_ESR_LEC); + } + else + { + pendingbitstatus = RESET; + } + break; + + case CAN_IT_EWG: + CAN->PSR = CAN_Page_Config; + if ((CAN->Page.Config.EIER & CAN_EIER_EWGIE) !=RESET) + { + pendingbitstatus = CheckITStatus(CAN->Page.Config.ESR, CAN_ESR_EWGF); + } + else + { + pendingbitstatus = RESET; + } + break; + + case CAN_IT_EPV: + CAN->PSR = CAN_Page_Config; + if ((CAN->Page.Config.EIER & CAN_EIER_EPVIE) !=RESET) + { + pendingbitstatus = CheckITStatus(CAN->Page.Config.ESR, CAN_ESR_EPVF); + } + else + { + pendingbitstatus = RESET; + } + break; + case CAN_IT_BOF: + CAN->PSR = CAN_Page_Config; + if ((CAN->Page.Config.EIER & CAN_EIER_BOFIE) !=RESET) + { + pendingbitstatus = CheckITStatus(CAN->Page.Config.ESR, CAN_ESR_BOFF); + } + else + { + pendingbitstatus = RESET; + } + break; + case CAN_IT_LEC: + CAN->PSR = CAN_Page_Config; + if ((CAN->Page.Config.EIER & CAN_EIER_LECIE) !=RESET) + { + pendingbitstatus = CheckITStatus(CAN->Page.Config.ESR, CAN_ESR_LEC); + } + else + { + pendingbitstatus = RESET; + } + break; + default : + pendingbitstatus = RESET; + break; + } + /*Restore Last Page*/ + CAN_SelectPage(can_page); + /* Return the CAN_IT status */ + return (ITStatus)pendingbitstatus; +} + +/** + * @brief Clears the CAN’s interrupt pending bits. + * @param CAN_IT: specifies the interrupt pending bit to clear, + * can be one of the following parameters: + * CAN_IT_TME = Transmit mailbox empty interrupt + * CAN_IT_FF =FIFO full interrupt + * CAN_IT_FOV =FIFO overrun interrupt + * CAN_IT_WKU =Wake-up interrupt + * CAN_IT_ERR =General Error interrupt + * CAN_IT_EWG =Error warning interrupt + * CAN_IT_EPV =Error passive interrupt + * CAN_IT_BOF = Bus-off interrupt + * CAN_IT_LEC =Last error code interrupt + * @retval None + */ +void CAN_ClearITPendingBit(CAN_IT_TypeDef CAN_IT) +{ + CAN_Page_TypeDef can_page = CAN_GetSelectedPage(); + /* Check the parameters */ + assert_param(IS_CAN_IT_PENDING_BIT_OK(CAN_IT)); + + switch (CAN_IT) + { + case CAN_IT_TME: + CAN->TSR = CAN_TSR_RQCP012;/* rc_w1*/ + break; + + case CAN_IT_FF: + CAN->RFR = CAN_RFR_FULL; /* rc_w1*/ + break; + + case CAN_IT_FOV: + CAN->RFR = CAN_RFR_FOVR; /* rc_w1*/ + break; + + case CAN_IT_WKU: + CAN->MSR = CAN_MSR_WKUI; /* rc_w1*/ + break; + + case CAN_IT_ERR: + CAN->PSR = CAN_Page_Config; + CAN->Page.Config.ESR = (uint8_t)CAN_ESR_RESET_VALUE; + CAN->MSR = CAN_MSR_ERRI; + break; + + case CAN_IT_EWG: + CAN->MSR = CAN_MSR_ERRI; + break; + + case CAN_IT_EPV: + CAN->MSR = CAN_MSR_ERRI; + break; + + case CAN_IT_BOF: + CAN->MSR = CAN_MSR_ERRI; + break; + + case CAN_IT_LEC: + CAN->PSR = CAN_Page_Config; + CAN->Page.Config.ESR = (uint8_t)CAN_ESR_RESET_VALUE; + break; + + default : + break; + } + /*Restore Last Page*/ + CAN_SelectPage(can_page); +} + +/** + * @brief Gets the selected registers page. + * @param None + * @retval the selected page which can be one of the @ref CAN_Page_TypeDef. + */ +CAN_Page_TypeDef CAN_GetSelectedPage(void) +{ + return (CAN_Page_TypeDef)(CAN->PSR); +} + +/** + * @brief Sets the registers page to be selected. + * @param the selected page which can be one of the @ref CAN_Page_TypeDef. + * @retval None + */ +void CAN_SelectPage(CAN_Page_TypeDef CAN_Page) +{ + CAN->PSR = (uint8_t)CAN_Page; +} + +/** + * @brief Checks whether the CAN interrupt has occurred or not. + * @param CAN_Reg: specifies the CAN interrupt register to check. + * @param It_Bit: specifies the interrupt source bit to check. + * @retval The new state of the CAN Interrupt, which can be one of ITStatus. + */ +static ITStatus CheckITStatus(uint8_t CAN_Reg, uint8_t It_Bit) +{ + ITStatus pendingbitstatus = RESET; + if ((CAN_Reg & It_Bit) != (uint8_t)RESET) + { + /* CAN_IT is set */ + pendingbitstatus = SET; + } + else + { + /* CAN_IT is reset */ + pendingbitstatus = RESET; + } + return (ITStatus)pendingbitstatus; +} + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_clk.c b/LOCK_STM8_BF/lib/src/stm8s_clk.c new file mode 100644 index 0000000..b79a737 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_clk.c @@ -0,0 +1,756 @@ +/** + ****************************************************************************** + * @file stm8s_clk.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the CLK peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ + +#include "stm8s_clk.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ + +/* Private Constants ---------------------------------------------------------*/ + +/** + * @addtogroup CLK_Private_Constants + * @{ + */ + +CONST uint8_t HSIDivFactor[4] = {1, 2, 4, 8}; /*!< Holds the different HSI Divider factors */ +CONST uint8_t CLKPrescTable[8] = {1, 2, 4, 8, 10, 16, 20, 40}; /*!< Holds the different CLK prescaler values */ + +/** + * @} + */ + +/* Public functions ----------------------------------------------------------*/ +/** + * @addtogroup CLK_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the CLK peripheral registers to their default reset + * values. + * @param None + * @retval None + * @par Warning: + * Resetting the CCOR register: \n + * When the CCOEN bit is set, the reset of the CCOR register require + * two consecutive write instructions in order to reset first the CCOEN bit + * and the second one is to reset the CCOSEL bits. + */ +void CLK_DeInit(void) +{ + CLK->ICKR = CLK_ICKR_RESET_VALUE; + CLK->ECKR = CLK_ECKR_RESET_VALUE; + CLK->SWR = CLK_SWR_RESET_VALUE; + CLK->SWCR = CLK_SWCR_RESET_VALUE; + CLK->CKDIVR = CLK_CKDIVR_RESET_VALUE; + CLK->PCKENR1 = CLK_PCKENR1_RESET_VALUE; + CLK->PCKENR2 = CLK_PCKENR2_RESET_VALUE; + CLK->CSSR = CLK_CSSR_RESET_VALUE; + CLK->CCOR = CLK_CCOR_RESET_VALUE; + while ((CLK->CCOR & CLK_CCOR_CCOEN)!= 0) + {} + CLK->CCOR = CLK_CCOR_RESET_VALUE; + CLK->HSITRIMR = CLK_HSITRIMR_RESET_VALUE; + CLK->SWIMCCR = CLK_SWIMCCR_RESET_VALUE; +} + +/** + * @brief Configures the High Speed Internal oscillator (HSI). + * @par Full description: + * If CLK_FastHaltWakeup is enabled, HSI oscillator is automatically + * switched-on (HSIEN=1) and selected as next clock master + * (CKM=SWI=HSI) when resuming from HALT/ActiveHalt modes.\n + * @param NewState this parameter is the Wake-up Mode state. + * @retval None + */ +void CLK_FastHaltWakeUpCmd(FunctionalState NewState) +{ + /* check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Set FHWU bit (HSI oscillator is automatically switched-on) */ + CLK->ICKR |= CLK_ICKR_FHWU; + } + else /* FastHaltWakeup = DISABLE */ + { + /* Reset FHWU bit */ + CLK->ICKR &= (uint8_t)(~CLK_ICKR_FHWU); + } +} + +/** + * @brief Enable or Disable the External High Speed oscillator (HSE). + * @param NewState new state of HSEEN, value accepted ENABLE, DISABLE. + * @retval None + */ +void CLK_HSECmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Set HSEEN bit */ + CLK->ECKR |= CLK_ECKR_HSEEN; + } + else + { + /* Reset HSEEN bit */ + CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN); + } +} + +/** + * @brief Enables or disables the Internal High Speed oscillator (HSI). + * @param NewState new state of HSIEN, value accepted ENABLE, DISABLE. + * @retval None + */ +void CLK_HSICmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Set HSIEN bit */ + CLK->ICKR |= CLK_ICKR_HSIEN; + } + else + { + /* Reset HSIEN bit */ + CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN); + } +} + +/** + * @brief Enables or disables the Internal Low Speed oscillator (LSI). + * @param NewState new state of LSIEN, value accepted ENABLE, DISABLE. + * @note Before using the LSI clock you have to enable the option bytes (LSI_EN option bit is set). + * @retval None + */ +void CLK_LSICmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Set LSIEN bit */ + CLK->ICKR |= CLK_ICKR_LSIEN; + } + else + { + /* Reset LSIEN bit */ + CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN); + } +} + +/** + * @brief Enables or disablle the Configurable Clock Output (CCO). + * @param NewState : New state of CCEN bit (CCO register). + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void CLK_CCOCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Set CCOEN bit */ + CLK->CCOR |= CLK_CCOR_CCOEN; + } + else + { + /* Reset CCOEN bit */ + CLK->CCOR &= (uint8_t)(~CLK_CCOR_CCOEN); + } +} + +/** + * @brief Starts or Stops manually the clock switch execution. + * @par Full description: + * NewState parameter set the SWEN. + * @param NewState new state of SWEN, value accepted ENABLE, DISABLE. + * @retval None + */ +void CLK_ClockSwitchCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE ) + { + /* Enable the Clock Switch */ + CLK->SWCR |= CLK_SWCR_SWEN; + } + else + { + /* Disable the Clock Switch */ + CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWEN); + } +} + +/** + * @brief Configures the slow active halt wake up + * @param NewState: specifies the Slow Active Halt wake up state. + * can be set of the following values: + * - DISABLE: Slow Active Halt mode disabled; + * - ENABLE: Slow Active Halt mode enabled. + * @retval None + */ +void CLK_SlowActiveHaltWakeUpCmd(FunctionalState NewState) +{ + /* check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Set S_ACTHALT bit */ + CLK->ICKR |= CLK_ICKR_SWUAH; + } + else + { + /* Reset S_ACTHALT bit */ + CLK->ICKR &= (uint8_t)(~CLK_ICKR_SWUAH); + } +} + +/** + * @brief Enables or disables the specified peripheral CLK. + * @param CLK_Peripheral : This parameter specifies the peripheral clock to gate. + * This parameter can be any of the @ref CLK_Peripheral_TypeDef enumeration. + * @param NewState : New state of specified peripheral clock. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void CLK_PeripheralClockConfig(CLK_Peripheral_TypeDef CLK_Peripheral, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + assert_param(IS_CLK_PERIPHERAL_OK(CLK_Peripheral)); + + if (((uint8_t)CLK_Peripheral & (uint8_t)0x10) == 0x00) + { + if (NewState != DISABLE) + { + /* Enable the peripheral Clock */ + CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F)); + } + else + { + /* Disable the peripheral Clock */ + CLK->PCKENR1 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F)))); + } + } + else + { + if (NewState != DISABLE) + { + /* Enable the peripheral Clock */ + CLK->PCKENR2 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F)); + } + else + { + /* Disable the peripheral Clock */ + CLK->PCKENR2 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F)))); + } + } +} + +/** + * @brief configures the Switch from one clock to another + * @param CLK_SwitchMode select the clock switch mode. + * It can be set of the values of @ref CLK_SwitchMode_TypeDef + * @param CLK_NewClock choice of the future clock. + * It can be set of the values of @ref CLK_Source_TypeDef + * @param NewState Enable or Disable the Clock Switch interrupt. + * @param CLK_CurrentClockState current clock to switch OFF or to keep ON. + * It can be set of the values of @ref CLK_CurrentClockState_TypeDef + * @note LSI selected as master clock source only if LSI_EN option bit is set. + * @retval ErrorStatus this shows the clock switch status (ERROR/SUCCESS). + */ +ErrorStatus CLK_ClockSwitchConfig(CLK_SwitchMode_TypeDef CLK_SwitchMode, CLK_Source_TypeDef CLK_NewClock, FunctionalState ITState, CLK_CurrentClockState_TypeDef CLK_CurrentClockState) +{ + CLK_Source_TypeDef clock_master; + uint16_t DownCounter = CLK_TIMEOUT; + ErrorStatus Swif = ERROR; + + /* Check the parameters */ + assert_param(IS_CLK_SOURCE_OK(CLK_NewClock)); + assert_param(IS_CLK_SWITCHMODE_OK(CLK_SwitchMode)); + assert_param(IS_FUNCTIONALSTATE_OK(ITState)); + assert_param(IS_CLK_CURRENTCLOCKSTATE_OK(CLK_CurrentClockState)); + + /* Current clock master saving */ + clock_master = (CLK_Source_TypeDef)CLK->CMSR; + + /* Automatic switch mode management */ + if (CLK_SwitchMode == CLK_SWITCHMODE_AUTO) + { + /* Enables Clock switch */ + CLK->SWCR |= CLK_SWCR_SWEN; + + /* Enables or Disables Switch interrupt */ + if (ITState != DISABLE) + { + CLK->SWCR |= CLK_SWCR_SWIEN; + } + else + { + CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN); + } + + /* Selection of the target clock source */ + CLK->SWR = (uint8_t)CLK_NewClock; + + /* Wait until the target clock source is ready */ + while((((CLK->SWCR & CLK_SWCR_SWBSY) != 0 )&& (DownCounter != 0))) + { + DownCounter--; + } + + if(DownCounter != 0) + { + Swif = SUCCESS; + } + else + { + Swif = ERROR; + } + } + else /* CLK_SwitchMode == CLK_SWITCHMODE_MANUAL */ + { + /* Enables or Disables Switch interrupt if required */ + if (ITState != DISABLE) + { + CLK->SWCR |= CLK_SWCR_SWIEN; + } + else + { + CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN); + } + + /* Selection of the target clock source */ + CLK->SWR = (uint8_t)CLK_NewClock; + + /* Wait until the target clock source is ready */ + while((((CLK->SWCR & CLK_SWCR_SWIF) != 0 ) && (DownCounter != 0))) + { + DownCounter--; + } + + if(DownCounter != 0) + { + /* Enables Clock switch */ + CLK->SWCR |= CLK_SWCR_SWEN; + Swif = SUCCESS; + } + else + { + Swif = ERROR; + } + } + if(Swif != ERROR) + { + /* Switch OFF current clock if required */ + if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSI)) + { + CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN); + } + else if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_LSI)) + { + CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN); + } + else if ((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSE)) + { + CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN); + } + } + return(Swif); +} + +/** + * @brief Configures the HSI clock dividers. + * @param HSIPrescaler : Specifies the HSI clock divider to apply. + * This parameter can be any of the @ref CLK_Prescaler_TypeDef enumeration. + * @retval None + */ +void CLK_HSIPrescalerConfig(CLK_Prescaler_TypeDef HSIPrescaler) +{ + /* check the parameters */ + assert_param(IS_CLK_HSIPRESCALER_OK(HSIPrescaler)); + + /* Clear High speed internal clock prescaler */ + CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV); + + /* Set High speed internal clock prescaler */ + CLK->CKDIVR |= (uint8_t)HSIPrescaler; +} + +/** + * @brief Output the selected clock on a dedicated I/O pin. + * @param CLK_CCO : Specifies the clock source. + * This parameter can be any of the @ref CLK_Output_TypeDef enumeration. + * @retval None + * @par Required preconditions: + * The dedicated I/O pin must be set at 1 in the corresponding Px_CR1 register \n + * to be set as input with pull-up or push-pull output. + */ +void CLK_CCOConfig(CLK_Output_TypeDef CLK_CCO) +{ + /* check the parameters */ + assert_param(IS_CLK_OUTPUT_OK(CLK_CCO)); + + /* Clears of the CCO type bits part */ + CLK->CCOR &= (uint8_t)(~CLK_CCOR_CCOSEL); + + /* Selects the source provided on cco_ck output */ + CLK->CCOR |= (uint8_t)CLK_CCO; + + /* Enable the clock output */ + CLK->CCOR |= CLK_CCOR_CCOEN; +} + +/** + * @brief Enables or disables the specified CLK interrupts. + * @param CLK_IT This parameter specifies the interrupt sources. + * It can be one of the values of @ref CLK_IT_TypeDef. + * @param NewState New state of the Interrupt. + * Value accepted ENABLE, DISABLE. + * @retval None + */ +void CLK_ITConfig(CLK_IT_TypeDef CLK_IT, FunctionalState NewState) +{ + /* check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + assert_param(IS_CLK_IT_OK(CLK_IT)); + + if (NewState != DISABLE) + { + switch (CLK_IT) + { + case CLK_IT_SWIF: /* Enable the clock switch interrupt */ + CLK->SWCR |= CLK_SWCR_SWIEN; + break; + case CLK_IT_CSSD: /* Enable the clock security system detection interrupt */ + CLK->CSSR |= CLK_CSSR_CSSDIE; + break; + default: + break; + } + } + else /*(NewState == DISABLE)*/ + { + switch (CLK_IT) + { + case CLK_IT_SWIF: /* Disable the clock switch interrupt */ + CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN); + break; + case CLK_IT_CSSD: /* Disable the clock security system detection interrupt */ + CLK->CSSR &= (uint8_t)(~CLK_CSSR_CSSDIE); + break; + default: + break; + } + } +} + +/** + * @brief Configures the HSI and CPU clock dividers. + * @param ClockPrescaler Specifies the HSI or CPU clock divider to apply. + * @retval None + */ +void CLK_SYSCLKConfig(CLK_Prescaler_TypeDef CLK_Prescaler) +{ + /* check the parameters */ + assert_param(IS_CLK_PRESCALER_OK(CLK_Prescaler)); + + if (((uint8_t)CLK_Prescaler & (uint8_t)0x80) == 0x00) /* Bit7 = 0 means HSI divider */ + { + CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV); + CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_HSIDIV); + } + else /* Bit7 = 1 means CPU divider */ + { + CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_CPUDIV); + CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_CPUDIV); + } +} + +/** + * @brief Configures the SWIM clock frequency on the fly. + * @param CLK_SWIMDivider Specifies the SWIM clock divider to apply. + * can be one of the value of @ref CLK_SWIMDivider_TypeDef + * @retval None + */ +void CLK_SWIMConfig(CLK_SWIMDivider_TypeDef CLK_SWIMDivider) +{ + /* check the parameters */ + assert_param(IS_CLK_SWIMDIVIDER_OK(CLK_SWIMDivider)); + + if (CLK_SWIMDivider != CLK_SWIMDIVIDER_2) + { + /* SWIM clock is not divided by 2 */ + CLK->SWIMCCR |= CLK_SWIMCCR_SWIMDIV; + } + else /* CLK_SWIMDivider == CLK_SWIMDIVIDER_2 */ + { + /* SWIM clock is divided by 2 */ + CLK->SWIMCCR &= (uint8_t)(~CLK_SWIMCCR_SWIMDIV); + } +} + +/** + * @brief Enables the Clock Security System. + * @par Full description: + * once CSS is enabled it cannot be disabled until the next reset. + * @param None + * @retval None + */ +void CLK_ClockSecuritySystemEnable(void) +{ + /* Set CSSEN bit */ + CLK->CSSR |= CLK_CSSR_CSSEN; +} + +/** + * @brief Returns the clock source used as system clock. + * @param None + * @retval Clock source used. + * can be one of the values of @ref CLK_Source_TypeDef + */ +CLK_Source_TypeDef CLK_GetSYSCLKSource(void) +{ + return((CLK_Source_TypeDef)CLK->CMSR); +} + +/** + * @brief This function returns the frequencies of different on chip clocks. + * @param None + * @retval the master clock frequency + */ +uint32_t CLK_GetClockFreq(void) +{ + uint32_t clockfrequency = 0; + CLK_Source_TypeDef clocksource = CLK_SOURCE_HSI; + uint8_t tmp = 0, presc = 0; + + /* Get CLK source. */ + clocksource = (CLK_Source_TypeDef)CLK->CMSR; + + if (clocksource == CLK_SOURCE_HSI) + { + tmp = (uint8_t)(CLK->CKDIVR & CLK_CKDIVR_HSIDIV); + tmp = (uint8_t)(tmp >> 3); + presc = HSIDivFactor[tmp]; + clockfrequency = HSI_VALUE / presc; + } + else if ( clocksource == CLK_SOURCE_LSI) + { + clockfrequency = LSI_VALUE; + } + else + { + clockfrequency = HSE_VALUE; + } + + return((uint32_t)clockfrequency); +} + +/** + * @brief Adjusts the Internal High Speed oscillator (HSI) calibration value. + * @par Full description: + * @param CLK_HSICalibrationValue calibration trimming value. + * can be one of the values of @ref CLK_HSITrimValue_TypeDef + * @retval None + */ +void CLK_AdjustHSICalibrationValue(CLK_HSITrimValue_TypeDef CLK_HSICalibrationValue) +{ + /* check the parameters */ + assert_param(IS_CLK_HSITRIMVALUE_OK(CLK_HSICalibrationValue)); + + /* Store the new value */ + CLK->HSITRIMR = (uint8_t)( (uint8_t)(CLK->HSITRIMR & (uint8_t)(~CLK_HSITRIMR_HSITRIM))|((uint8_t)CLK_HSICalibrationValue)); +} + +/** + * @brief Reset the SWBSY flag (SWICR Register) + * @par Full description: + * This function reset SWBSY flag in order to reset clock switch operations (target + * oscillator is broken, stabilization is longing too much, etc.). If at the same time \n + * software attempts to set SWEN and clear SWBSY, SWBSY action takes precedence. + * @param None + * @retval None + */ +void CLK_SYSCLKEmergencyClear(void) +{ + CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWBSY); +} + +/** + * @brief Checks whether the specified CLK flag is set or not. + * @par Full description: + * @param CLK_FLAG Flag to check. + * can be one of the values of @ref CLK_Flag_TypeDef + * @retval FlagStatus, status of the checked flag + */ +FlagStatus CLK_GetFlagStatus(CLK_Flag_TypeDef CLK_FLAG) +{ + uint16_t statusreg = 0; + uint8_t tmpreg = 0; + FlagStatus bitstatus = RESET; + + /* check the parameters */ + assert_param(IS_CLK_FLAG_OK(CLK_FLAG)); + + /* Get the CLK register index */ + statusreg = (uint16_t)((uint16_t)CLK_FLAG & (uint16_t)0xFF00); + + + if (statusreg == 0x0100) /* The flag to check is in ICKRregister */ + { + tmpreg = CLK->ICKR; + } + else if (statusreg == 0x0200) /* The flag to check is in ECKRregister */ + { + tmpreg = CLK->ECKR; + } + else if (statusreg == 0x0300) /* The flag to check is in SWIC register */ + { + tmpreg = CLK->SWCR; + } + else if (statusreg == 0x0400) /* The flag to check is in CSS register */ + { + tmpreg = CLK->CSSR; + } + else /* The flag to check is in CCO register */ + { + tmpreg = CLK->CCOR; + } + + if ((tmpreg & (uint8_t)CLK_FLAG) != (uint8_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + + /* Return the flag status */ + return((FlagStatus)bitstatus); +} + +/** + * @brief Checks whether the specified CLK interrupt has is enabled or not. + * @param CLK_IT specifies the CLK interrupt. + * can be one of the values of @ref CLK_IT_TypeDef + * @retval ITStatus, new state of CLK_IT (SET or RESET). + */ +ITStatus CLK_GetITStatus(CLK_IT_TypeDef CLK_IT) +{ + ITStatus bitstatus = RESET; + + /* check the parameters */ + assert_param(IS_CLK_IT_OK(CLK_IT)); + + if (CLK_IT == CLK_IT_SWIF) + { + /* Check the status of the clock switch interrupt */ + if ((CLK->SWCR & (uint8_t)CLK_IT) == (uint8_t)0x0C) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + } + else /* CLK_IT == CLK_IT_CSSDIE */ + { + /* Check the status of the security system detection interrupt */ + if ((CLK->CSSR & (uint8_t)CLK_IT) == (uint8_t)0x0C) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + } + + /* Return the CLK_IT status */ + return bitstatus; +} + +/** + * @brief Clears the CLK’s interrupt pending bits. + * @param CLK_IT specifies the interrupt pending bits. + * can be one of the values of @ref CLK_IT_TypeDef + * @retval None + */ +void CLK_ClearITPendingBit(CLK_IT_TypeDef CLK_IT) +{ + /* check the parameters */ + assert_param(IS_CLK_IT_OK(CLK_IT)); + + if (CLK_IT == (uint8_t)CLK_IT_CSSD) + { + /* Clear the status of the security system detection interrupt */ + CLK->CSSR &= (uint8_t)(~CLK_CSSR_CSSD); + } + else /* CLK_PendingBit == (uint8_t)CLK_IT_SWIF */ + { + /* Clear the status of the clock switch interrupt */ + CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIF); + } + +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_exti.c b/LOCK_STM8_BF/lib/src/stm8s_exti.c new file mode 100644 index 0000000..a59f74d --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_exti.c @@ -0,0 +1,181 @@ +/** + ****************************************************************************** + * @file stm8s_exti.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the EXTI peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_exti.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/* Public functions ----------------------------------------------------------*/ + +/** + * @addtogroup EXTI_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the external interrupt control registers to their default reset value. + * @param None + * @retval None + */ +void EXTI_DeInit(void) +{ + EXTI->CR1 = EXTI_CR1_RESET_VALUE; + EXTI->CR2 = EXTI_CR2_RESET_VALUE; +} + +/** + * @brief Set the external interrupt sensitivity of the selected port. + * @warning + * - The modification of external interrupt sensitivity is only possible when the interrupts are disabled. + * - The normal behavior is to disable the interrupts before calling this function, and re-enable them after. + * @param Port The port number to access. + * @param SensitivityValue The external interrupt sensitivity value to set. + * @retval None + * @par Required preconditions: + * Global interrupts must be disabled before calling this function. + */ +void EXTI_SetExtIntSensitivity(EXTI_Port_TypeDef Port, EXTI_Sensitivity_TypeDef SensitivityValue) +{ + /* Check function parameters */ + assert_param(IS_EXTI_PORT_OK(Port)); + assert_param(IS_EXTI_SENSITIVITY_OK(SensitivityValue)); + + /* Set external interrupt sensitivity */ + switch (Port) + { + case EXTI_PORT_GPIOA: + EXTI->CR1 &= (uint8_t)(~EXTI_CR1_PAIS); + EXTI->CR1 |= (uint8_t)(SensitivityValue); + break; + case EXTI_PORT_GPIOB: + EXTI->CR1 &= (uint8_t)(~EXTI_CR1_PBIS); + EXTI->CR1 |= (uint8_t)((uint8_t)(SensitivityValue) << 2); + break; + case EXTI_PORT_GPIOC: + EXTI->CR1 &= (uint8_t)(~EXTI_CR1_PCIS); + EXTI->CR1 |= (uint8_t)((uint8_t)(SensitivityValue) << 4); + break; + case EXTI_PORT_GPIOD: + EXTI->CR1 &= (uint8_t)(~EXTI_CR1_PDIS); + EXTI->CR1 |= (uint8_t)((uint8_t)(SensitivityValue) << 6); + break; + case EXTI_PORT_GPIOE: + EXTI->CR2 &= (uint8_t)(~EXTI_CR2_PEIS); + EXTI->CR2 |= (uint8_t)(SensitivityValue); + break; + default: + break; + } +} + +/** + * @brief Set the TLI interrupt sensitivity. + * @param SensitivityValue The TLI interrupt sensitivity value. + * @retval None + * @par Required preconditions: + * Global interrupts must be disabled before calling this function. + */ +void EXTI_SetTLISensitivity(EXTI_TLISensitivity_TypeDef SensitivityValue) +{ + /* Check function parameters */ + assert_param(IS_EXTI_TLISENSITIVITY_OK(SensitivityValue)); + + /* Set TLI interrupt sensitivity */ + EXTI->CR2 &= (uint8_t)(~EXTI_CR2_TLIS); + EXTI->CR2 |= (uint8_t)(SensitivityValue); +} + +/** + * @brief Get the external interrupt sensitivity of the selected port. + * @param Port The port number to access. + * @retval EXTI_Sensitivity_TypeDef The external interrupt sensitivity of the selected port. + */ +EXTI_Sensitivity_TypeDef EXTI_GetExtIntSensitivity(EXTI_Port_TypeDef Port) +{ + uint8_t value = 0; + + /* Check function parameters */ + assert_param(IS_EXTI_PORT_OK(Port)); + + switch (Port) + { + case EXTI_PORT_GPIOA: + value = (uint8_t)(EXTI->CR1 & EXTI_CR1_PAIS); + break; + case EXTI_PORT_GPIOB: + value = (uint8_t)((uint8_t)(EXTI->CR1 & EXTI_CR1_PBIS) >> 2); + break; + case EXTI_PORT_GPIOC: + value = (uint8_t)((uint8_t)(EXTI->CR1 & EXTI_CR1_PCIS) >> 4); + break; + case EXTI_PORT_GPIOD: + value = (uint8_t)((uint8_t)(EXTI->CR1 & EXTI_CR1_PDIS) >> 6); + break; + case EXTI_PORT_GPIOE: + value = (uint8_t)(EXTI->CR2 & EXTI_CR2_PEIS); + break; + default: + break; + } + + return((EXTI_Sensitivity_TypeDef)value); +} + +/** + * @brief Get the TLI interrupt sensitivity. + * @param None + * @retval EXTI_TLISensitivity_TypeDef The TLI interrupt sensitivity read. + */ +EXTI_TLISensitivity_TypeDef EXTI_GetTLISensitivity(void) +{ + uint8_t value = 0; + + /* Get TLI interrupt sensitivity */ + value = (uint8_t)(EXTI->CR2 & EXTI_CR2_TLIS); + + return((EXTI_TLISensitivity_TypeDef)value); +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_flash.c b/LOCK_STM8_BF/lib/src/stm8s_flash.c new file mode 100644 index 0000000..ec2e33c --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_flash.c @@ -0,0 +1,714 @@ +/** + ****************************************************************************** + * @file stm8s_flash.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the FLASH peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_flash.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/** +@code + This driver provides functions to configure and program the Flash memory of all + STM8S devices. + + It includes as well functions that can be either executed from RAM or not, and + other functions that must be executed from RAM otherwise useless. + + The table below lists the functions that can be executed from RAM. + + +--------------------------------------------------------------------------------| + | Functions prototypes | RAM execution | Comments | + ---------------------------------------------------------------------------------| + | | Mandatory in case of block | Can be executed | + | FLASH_WaitForLastOperation | Operation: | from Flash in case | + | | - Block programming | of byte and word | + | | - Block erase | Operations | + |--------------------------------------------------------------------------------| + | FLASH_ProgramBlock | Exclusively | useless from Flash | + |--------------------------------------------------------------------------------| + | FLASH_EraseBlock | Exclusively | useless from Flash | + |--------------------------------------------------------------------------------| + + To be able to execute functions from RAM several steps have to be followed. + These steps may differ from one toolchain to another. + A detailed description is available below within this driver. + You can also refer to the FLASH examples provided within the + STM8S_StdPeriph_Lib package. + +@endcode +*/ + + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +#define FLASH_CLEAR_BYTE ((uint8_t)0x00) +#define FLASH_SET_BYTE ((uint8_t)0xFF) +#define OPERATION_TIMEOUT ((uint16_t)0xFFFF) +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private Constants ---------------------------------------------------------*/ + +/** @addtogroup FLASH_Public_functions + * @{ + */ + +/** + * @brief Unlocks the program or data EEPROM memory + * @param FLASH_MemType : Memory type to unlock + * This parameter can be a value of @ref FLASH_MemType_TypeDef + * @retval None + */ +void FLASH_Unlock(FLASH_MemType_TypeDef FLASH_MemType) +{ + /* Check parameter */ + assert_param(IS_MEMORY_TYPE_OK(FLASH_MemType)); + + /* Unlock program memory */ + if(FLASH_MemType == FLASH_MEMTYPE_PROG) + { + FLASH->PUKR = FLASH_RASS_KEY1; + FLASH->PUKR = FLASH_RASS_KEY2; + } + /* Unlock data memory */ + else + { + FLASH->DUKR = FLASH_RASS_KEY2; /* Warning: keys are reversed on data memory !!! */ + FLASH->DUKR = FLASH_RASS_KEY1; + } +} + +/** + * @brief Locks the program or data EEPROM memory + * @param FLASH_MemType : Memory type + * This parameter can be a value of @ref FLASH_MemType_TypeDef + * @retval None + */ +void FLASH_Lock(FLASH_MemType_TypeDef FLASH_MemType) +{ + /* Check parameter */ + assert_param(IS_MEMORY_TYPE_OK(FLASH_MemType)); + + /* Lock memory */ + FLASH->IAPSR &= (uint8_t)FLASH_MemType; +} + +/** + * @brief DeInitializes the FLASH registers to their default reset values. + * @param None + * @retval None + */ +void FLASH_DeInit(void) +{ + FLASH->CR1 = FLASH_CR1_RESET_VALUE; + FLASH->CR2 = FLASH_CR2_RESET_VALUE; + FLASH->NCR2 = FLASH_NCR2_RESET_VALUE; + FLASH->IAPSR &= (uint8_t)(~FLASH_IAPSR_DUL); + FLASH->IAPSR &= (uint8_t)(~FLASH_IAPSR_PUL); + (void) FLASH->IAPSR; /* Reading of this register causes the clearing of status flags */ +} + +/** + * @brief Enables or Disables the Flash interrupt mode + * @param NewState : The new state of the flash interrupt mode + * This parameter can be a value of @ref FunctionalState enumeration. + * @retval None + */ +void FLASH_ITConfig(FunctionalState NewState) +{ + /* Check parameter */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if(NewState != DISABLE) + { + FLASH->CR1 |= FLASH_CR1_IE; /* Enables the interrupt sources */ + } + else + { + FLASH->CR1 &= (uint8_t)(~FLASH_CR1_IE); /* Disables the interrupt sources */ + } +} + +/** + * @brief Erases one byte in the program or data EEPROM memory + * @note PointerAttr define is declared in the stm8s.h file to select if + * the pointer will be declared as near (2 bytes) or far (3 bytes). + * @param Address : Address of the byte to erase + * @retval None + */ +void FLASH_EraseByte(uint32_t Address) +{ + /* Check parameter */ + assert_param(IS_FLASH_ADDRESS_OK(Address)); + + /* Erase byte */ + *(PointerAttr uint8_t*) (MemoryAddressCast)Address = FLASH_CLEAR_BYTE; +} + +/** + * @brief Programs one byte in program or data EEPROM memory + * @note PointerAttr define is declared in the stm8s.h file to select if + * the pointer will be declared as near (2 bytes) or far (3 bytes). + * @param Address : Address where the byte will be programmed + * @param Data : Value to be programmed + * @retval None + */ +void FLASH_ProgramByte(uint32_t Address, uint8_t Data) +{ + /* Check parameters */ + assert_param(IS_FLASH_ADDRESS_OK(Address)); + *(PointerAttr uint8_t*) (MemoryAddressCast)Address = Data; +} + +/** + * @brief Reads any byte from flash memory + * @note PointerAttr define is declared in the stm8s.h file to select if + * the pointer will be declared as near (2 bytes) or far (3 bytes). + * @param Address : Address to read + * @retval Value of the byte + */ +uint8_t FLASH_ReadByte(uint32_t Address) +{ + /* Check parameter */ + assert_param(IS_FLASH_ADDRESS_OK(Address)); + + /* Read byte */ + return(*(PointerAttr uint8_t *) (MemoryAddressCast)Address); +} + +/** + * @brief Programs one word (4 bytes) in program or data EEPROM memory + * @note PointerAttr define is declared in the stm8s.h file to select if + * the pointer will be declared as near (2 bytes) or far (3 bytes). + * @param Address : The address where the data will be programmed + * @param Data : Value to be programmed + * @retval None + */ +void FLASH_ProgramWord(uint32_t Address, uint32_t Data) +{ + /* Check parameters */ + assert_param(IS_FLASH_ADDRESS_OK(Address)); + + /* Enable Word Write Once */ + FLASH->CR2 |= FLASH_CR2_WPRG; + FLASH->NCR2 &= (uint8_t)(~FLASH_NCR2_NWPRG); + + /* Write one byte - from lowest address*/ + *((PointerAttr uint8_t*)(MemoryAddressCast)Address) = *((uint8_t*)(&Data)); + /* Write one byte*/ + *(((PointerAttr uint8_t*)(MemoryAddressCast)Address) + 1) = *((uint8_t*)(&Data)+1); + /* Write one byte*/ + *(((PointerAttr uint8_t*)(MemoryAddressCast)Address) + 2) = *((uint8_t*)(&Data)+2); + /* Write one byte - from higher address*/ + *(((PointerAttr uint8_t*)(MemoryAddressCast)Address) + 3) = *((uint8_t*)(&Data)+3); +} + +/** + * @brief Programs option byte + * @param Address : option byte address to program + * @param Data : Value to write + * @retval None + */ +void FLASH_ProgramOptionByte(uint16_t Address, uint8_t Data) +{ + /* Check parameter */ + assert_param(IS_OPTION_BYTE_ADDRESS_OK(Address)); + + /* Enable write access to option bytes */ + FLASH->CR2 |= FLASH_CR2_OPT; + FLASH->NCR2 &= (uint8_t)(~FLASH_NCR2_NOPT); + + /* check if the option byte to program is ROP*/ + if(Address == 0x4800) + { + /* Program option byte*/ + *((NEAR uint8_t*)Address) = Data; + } + else + { + /* Program option byte and his complement */ + *((NEAR uint8_t*)Address) = Data; + *((NEAR uint8_t*)((uint16_t)(Address + 1))) = (uint8_t)(~Data); + } + FLASH_WaitForLastOperation(FLASH_MEMTYPE_PROG); + + /* Disable write access to option bytes */ + FLASH->CR2 &= (uint8_t)(~FLASH_CR2_OPT); + FLASH->NCR2 |= FLASH_NCR2_NOPT; +} + +/** + * @brief Erases option byte + * @param Address : Option byte address to erase + * @retval None + */ +void FLASH_EraseOptionByte(uint16_t Address) +{ + /* Check parameter */ + assert_param(IS_OPTION_BYTE_ADDRESS_OK(Address)); + + /* Enable write access to option bytes */ + FLASH->CR2 |= FLASH_CR2_OPT; + FLASH->NCR2 &= (uint8_t)(~FLASH_NCR2_NOPT); + + /* check if the option byte to erase is ROP */ + if(Address == 0x4800) + { + /* Erase option byte */ + *((NEAR uint8_t*)Address) = FLASH_CLEAR_BYTE; + } + else + { + /* Erase option byte and his complement */ + *((NEAR uint8_t*)Address) = FLASH_CLEAR_BYTE; + *((NEAR uint8_t*)((uint16_t)(Address + (uint16_t)1 ))) = FLASH_SET_BYTE; + } + FLASH_WaitForLastOperation(FLASH_MEMTYPE_PROG); + + /* Disable write access to option bytes */ + FLASH->CR2 &= (uint8_t)(~FLASH_CR2_OPT); + FLASH->NCR2 |= FLASH_NCR2_NOPT; +} + +/** + * @brief Reads one option byte + * @param Address option byte address to read. + * @retval Option byte read value + its complement + */ +uint16_t FLASH_ReadOptionByte(uint16_t Address) +{ + uint8_t value_optbyte, value_optbyte_complement = 0; + uint16_t res_value = 0; + + /* Check parameter */ + assert_param(IS_OPTION_BYTE_ADDRESS_OK(Address)); + + value_optbyte = *((NEAR uint8_t*)Address); /* Read option byte */ + value_optbyte_complement = *(((NEAR uint8_t*)Address) + 1); /* Read option byte complement */ + + /* Read-out protection option byte */ + if(Address == 0x4800) + { + res_value = value_optbyte; + } + else + { + if(value_optbyte == (uint8_t)(~value_optbyte_complement)) + { + res_value = (uint16_t)((uint16_t)value_optbyte << 8); + res_value = res_value | (uint16_t)value_optbyte_complement; + } + else + { + res_value = FLASH_OPTIONBYTE_ERROR; + } + } + return(res_value); +} + +/** + * @brief Select the Flash behaviour in low power mode + * @param FLASH_LPMode Low power mode selection + * This parameter can be any of the @ref FLASH_LPMode_TypeDef values. + * @retval None + */ +void FLASH_SetLowPowerMode(FLASH_LPMode_TypeDef FLASH_LPMode) +{ + /* Check parameter */ + assert_param(IS_FLASH_LOW_POWER_MODE_OK(FLASH_LPMode)); + + /* Clears the two bits */ + FLASH->CR1 &= (uint8_t)(~(FLASH_CR1_HALT | FLASH_CR1_AHALT)); + + /* Sets the new mode */ + FLASH->CR1 |= (uint8_t)FLASH_LPMode; +} + +/** + * @brief Sets the fixed programming time + * @param FLASH_ProgTime Indicates the programming time to be fixed + * This parameter can be any of the @ref FLASH_ProgramTime_TypeDef values. + * @retval None + */ +void FLASH_SetProgrammingTime(FLASH_ProgramTime_TypeDef FLASH_ProgTime) +{ + /* Check parameter */ + assert_param(IS_FLASH_PROGRAM_TIME_OK(FLASH_ProgTime)); + + FLASH->CR1 &= (uint8_t)(~FLASH_CR1_FIX); + FLASH->CR1 |= (uint8_t)FLASH_ProgTime; +} + +/** + * @brief Returns the Flash behaviour type in low power mode + * @param None + * @retval FLASH_LPMode_TypeDef Flash behaviour type in low power mode + */ +FLASH_LPMode_TypeDef FLASH_GetLowPowerMode(void) +{ + return((FLASH_LPMode_TypeDef)(FLASH->CR1 & (uint8_t)(FLASH_CR1_HALT | FLASH_CR1_AHALT))); +} + +/** + * @brief Returns the fixed programming time + * @param None + * @retval FLASH_ProgramTime_TypeDef Fixed programming time value + */ +FLASH_ProgramTime_TypeDef FLASH_GetProgrammingTime(void) +{ + return((FLASH_ProgramTime_TypeDef)(FLASH->CR1 & FLASH_CR1_FIX)); +} + +/** + * @brief Returns the Boot memory size in bytes + * @param None + * @retval Boot memory size in bytes + */ +uint32_t FLASH_GetBootSize(void) +{ + uint32_t temp = 0; + + /* Calculates the number of bytes */ + temp = (uint32_t)((uint32_t)FLASH->FPR * (uint32_t)512); + + /* Correction because size of 127.5 kb doesn't exist */ + if(FLASH->FPR == 0xFF) + { + temp += 512; + } + + /* Return value */ + return(temp); +} + +/** + * @brief Checks whether the specified SPI flag is set or not. + * @param FLASH_FLAG : Specifies the flag to check. + * This parameter can be any of the @ref FLASH_Flag_TypeDef enumeration. + * @retval FlagStatus : Indicates the state of FLASH_FLAG. + * This parameter can be any of the @ref FlagStatus enumeration. + * @note This function can clear the EOP, WR_PG_DIS flags in the IAPSR register. + */ +FlagStatus FLASH_GetFlagStatus(FLASH_Flag_TypeDef FLASH_FLAG) +{ + FlagStatus status = RESET; + /* Check parameters */ + assert_param(IS_FLASH_FLAGS_OK(FLASH_FLAG)); + + /* Check the status of the specified FLASH flag */ + if((FLASH->IAPSR & (uint8_t)FLASH_FLAG) != (uint8_t)RESET) + { + status = SET; /* FLASH_FLAG is set */ + } + else + { + status = RESET; /* FLASH_FLAG is reset*/ + } + + /* Return the FLASH_FLAG status */ + return status; +} + +/** +@code + All the functions defined below must be executed from RAM exclusively, except + for the FLASH_WaitForLastOperation function which can be executed from Flash. + + Steps of the execution from RAM differs from one toolchain to another: + - For Cosmic Compiler: + 1- Define a segment FLASH_CODE by the mean of " #pragma section (FLASH_CODE)". + This segment is defined in the stm8s_flash.c file. + 2- Uncomment the "#define RAM_EXECUTION (1)" line in the stm8s.h file, + or define it in Cosmic compiler preprocessor to enable the FLASH_CODE segment + definition. + 3- In STVD Select Project\Settings\Linker\Category "input" and in the RAM section + add the FLASH_CODE segment with "-ic" options. + 4- In main.c file call the _fctcpy() function with first segment character as + parameter "_fctcpy('F');" to load the declared moveable code segment + (FLASH_CODE) in RAM before execution. + 5- By default the _fctcpy function is packaged in the Cosmic machine library, + so the function prototype "int _fctcopy(char name);" must be added in main.c + file. + + - For Raisonance Compiler + 1- Use the inram keyword in the function declaration to specify that it can be + executed from RAM. + This is done within the stm8s_flash.c file, and it's conditioned by + RAM_EXECUTION definition. + 2- Uncomment the "#define RAM_EXECUTION (1)" line in the stm8s.h file, or + define it in Raisonance compiler preprocessor to enable the access for the + inram functions. + 3- An inram function code is copied from Flash to RAM by the C startup code. + In some applications, the RAM area where the code was initially stored may be + erased or corrupted, so it may be desirable to perform the copy again. + Depending on the application memory model, the memcpy() or fmemcpy() functions + should be used to perform the copy. + • In case your project uses the SMALL memory model (code smaller than 64K), + memcpy()function is recommended to perform the copy + • In case your project uses the LARGE memory model, functions can be + everywhere in the 24-bits address space (not limited to the first 64KB of + code), In this case, the use of memcpy() function will not be appropriate, + you need to use the specific fmemcpy() function (which copies objects with + 24-bit addresses). + - The linker automatically defines 2 symbols for each inram function: + • __address__functionname is a symbol that holds the Flash address + where the given function code is stored. + • __size__functionname is a symbol that holds the function size in bytes. + And we already have the function address (which is itself a pointer) + 4- In main.c file these two steps should be performed for each inram function: + • Import the "__address__functionname" and "__size__functionname" symbols + as global variables: + extern int __address__functionname; // Symbol holding the flash address + extern int __size__functionname; // Symbol holding the function size + • In case of SMALL memory model use, Call the memcpy() function to copy the + inram function to the RAM destination address: + memcpy(functionname, // RAM destination address + (void*)&__address__functionname, // Flash source address + (int)&__size__functionname); // Code size of the function + • In case of LARGE memory model use, call the fmemcpy() function to copy + the inram function to the RAM destination address: + memcpy(functionname, // RAM destination address + (void @far*)&__address__functionname, // Flash source address + (int)&__size__functionname); // Code size of the function + + - For IAR Compiler: + 1- Use the __ramfunc keyword in the function declaration to specify that it + can be executed from RAM. + This is done within the stm8s_flash.c file, and it's conditioned by + RAM_EXECUTION definition. + 2- Uncomment the "#define RAM_EXECUTION (1)" line in the stm8s.h file, or + define it in IAR compiler preprocessor to enable the access for the + __ramfunc functions. + + - Note: + 1- Ignore the IAR compiler warnings, these warnings don't impact the FLASH Program/Erase + operations. + The code performing the Flash Program/erase must be executed from RAM; the variables + initializations don't necessary require the execution from RAM, only CR2/NCR2 registers + configuration and data programing must be executed from RAM. + 2- These warnings depends on IAR compiler: as the code generation is made using many + runtime library functions to keep code size to a minimum. + 3- It is recommended to use High Speed Optimization with IAR (-Ohs), in order + to reduce the runtime library calls in the generated code. + + + + The FLASH examples given within the STM8S_StdPeriph_Lib package, details all + the steps described above. + +@endcode +*/ + +/** + * @brief + ******************************************************************************* + * Execution from RAM enable + ******************************************************************************* + * + * To enable execution from RAM you can either uncomment the following define + * in the stm8s.h file or define it in your toolchain compiler preprocessor + * - #define RAM_EXECUTION (1) + */ + +#if defined (_COSMIC_) && defined (RAM_EXECUTION) + #pragma section (FLASH_CODE) +#endif /* _COSMIC_ && RAM_EXECUTION */ +/** + * @brief Wait for a Flash operation to complete. + * @note The call and execution of this function must be done from RAM in case + * of Block operation. + * @param FLASH_MemType : Memory type + * This parameter can be a value of @ref FLASH_MemType_TypeDef + * @retval FLASH status + */ +IN_RAM(FLASH_Status_TypeDef FLASH_WaitForLastOperation(FLASH_MemType_TypeDef FLASH_MemType)) +{ + uint8_t flagstatus = 0x00; + uint16_t timeout = OPERATION_TIMEOUT; + + /* Wait until operation completion or write protection page occurred */ +#if defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8S105) || \ + defined(STM8S005) || defined(STM8AF52Ax) || defined(STM8AF62Ax) || defined(STM8AF626x) + if(FLASH_MemType == FLASH_MEMTYPE_PROG) + { + while((flagstatus == 0x00) && (timeout != 0x00)) + { + flagstatus = (uint8_t)(FLASH->IAPSR & (uint8_t)(FLASH_IAPSR_EOP | + FLASH_IAPSR_WR_PG_DIS)); + timeout--; + } + } + else + { + while((flagstatus == 0x00) && (timeout != 0x00)) + { + flagstatus = (uint8_t)(FLASH->IAPSR & (uint8_t)(FLASH_IAPSR_HVOFF | + FLASH_IAPSR_WR_PG_DIS)); + timeout--; + } + } +#else /*STM8S103, STM8S903, STM8AF622x */ + while((flagstatus == 0x00) && (timeout != 0x00)) + { + flagstatus = (uint8_t)(FLASH->IAPSR & (FLASH_IAPSR_EOP | FLASH_IAPSR_WR_PG_DIS)); + timeout--; + } +#endif /* STM8S208, STM8S207, STM8S105, STM8AF52Ax, STM8AF62Ax, STM8AF262x */ + + if(timeout == 0x00 ) + { + flagstatus = FLASH_STATUS_TIMEOUT; + } + + return((FLASH_Status_TypeDef)flagstatus); +} + +/** + * @brief Erases a block in the program or data memory. + * @note This function should be executed from RAM. + * @param FLASH_MemType : The type of memory to erase + * @param BlockNum : Indicates the block number to erase + * @retval None. + */ +IN_RAM(void FLASH_EraseBlock(uint16_t BlockNum, FLASH_MemType_TypeDef FLASH_MemType)) +{ + uint32_t startaddress = 0; + +#if defined(STM8S105) || defined(STM8S005) || defined(STM8S103) || defined(STM8S003) || \ + defined (STM8S903) || defined (STM8AF626x) || defined (STM8AF622x) + uint32_t PointerAttr *pwFlash; +#elif defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined (STM8AF62Ax) || defined (STM8AF52Ax) + uint8_t PointerAttr *pwFlash; +#endif + + /* Check parameters */ + assert_param(IS_MEMORY_TYPE_OK(FLASH_MemType)); + if(FLASH_MemType == FLASH_MEMTYPE_PROG) + { + assert_param(IS_FLASH_PROG_BLOCK_NUMBER_OK(BlockNum)); + startaddress = FLASH_PROG_START_PHYSICAL_ADDRESS; + } + else + { + assert_param(IS_FLASH_DATA_BLOCK_NUMBER_OK(BlockNum)); + startaddress = FLASH_DATA_START_PHYSICAL_ADDRESS; + } + + /* Point to the first block address */ +#if defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined (STM8AF62Ax) || defined (STM8AF52Ax) + pwFlash = (PointerAttr uint8_t *)(MemoryAddressCast)(startaddress + ((uint32_t)BlockNum * FLASH_BLOCK_SIZE)); +#elif defined(STM8S105) || defined(STM8S005) || defined(STM8S103) || defined(STM8S003) || \ + defined (STM8S903) || defined (STM8AF626x) || defined (STM8AF622x) + pwFlash = (PointerAttr uint32_t *)(MemoryAddressCast)(startaddress + ((uint32_t)BlockNum * FLASH_BLOCK_SIZE)); +#endif /* STM8S208, STM8S207 */ + + /* Enable erase block mode */ + FLASH->CR2 |= FLASH_CR2_ERASE; + FLASH->NCR2 &= (uint8_t)(~FLASH_NCR2_NERASE); + +#if defined(STM8S105) || defined(STM8S005) || defined(STM8S103) || defined(STM8S003) || \ + defined (STM8S903) || defined (STM8AF626x) || defined (STM8AF622x) + *pwFlash = (uint32_t)0; +#elif defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined (STM8AF62Ax) || \ + defined (STM8AF52Ax) + *pwFlash = (uint8_t)0; + *(pwFlash + 1) = (uint8_t)0; + *(pwFlash + 2) = (uint8_t)0; + *(pwFlash + 3) = (uint8_t)0; +#endif +} + +/** + * @brief Programs a memory block + * @note This function should be executed from RAM. + * @param FLASH_MemType : The type of memory to program + * @param BlockNum : The block number + * @param FLASH_ProgMode : The programming mode. + * @param Buffer : Pointer to buffer containing source data. + * @retval None. + */ +IN_RAM(void FLASH_ProgramBlock(uint16_t BlockNum, FLASH_MemType_TypeDef FLASH_MemType, + FLASH_ProgramMode_TypeDef FLASH_ProgMode, uint8_t *Buffer)) +{ + uint16_t Count = 0; + uint32_t startaddress = 0; + + /* Check parameters */ + assert_param(IS_MEMORY_TYPE_OK(FLASH_MemType)); + assert_param(IS_FLASH_PROGRAM_MODE_OK(FLASH_ProgMode)); + if(FLASH_MemType == FLASH_MEMTYPE_PROG) + { + assert_param(IS_FLASH_PROG_BLOCK_NUMBER_OK(BlockNum)); + startaddress = FLASH_PROG_START_PHYSICAL_ADDRESS; + } + else + { + assert_param(IS_FLASH_DATA_BLOCK_NUMBER_OK(BlockNum)); + startaddress = FLASH_DATA_START_PHYSICAL_ADDRESS; + } + + /* Point to the first block address */ + startaddress = startaddress + ((uint32_t)BlockNum * FLASH_BLOCK_SIZE); + + /* Selection of Standard or Fast programming mode */ + if(FLASH_ProgMode == FLASH_PROGRAMMODE_STANDARD) + { + /* Standard programming mode */ /*No need in standard mode */ + FLASH->CR2 |= FLASH_CR2_PRG; + FLASH->NCR2 &= (uint8_t)(~FLASH_NCR2_NPRG); + } + else + { + /* Fast programming mode */ + FLASH->CR2 |= FLASH_CR2_FPRG; + FLASH->NCR2 &= (uint8_t)(~FLASH_NCR2_NFPRG); + } + + /* Copy data bytes from RAM to FLASH memory */ + for(Count = 0; Count < FLASH_BLOCK_SIZE; Count++) + { + *((PointerAttr uint8_t*) (MemoryAddressCast)startaddress + Count) = ((uint8_t)(Buffer[Count])); + } +} + +#if defined (_COSMIC_) && defined (RAM_EXECUTION) + /* End of FLASH_CODE section */ + #pragma section () +#endif /* _COSMIC_ && RAM_EXECUTION */ + + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_gpio.c b/LOCK_STM8_BF/lib/src/stm8s_gpio.c new file mode 100644 index 0000000..956ffb0 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_gpio.c @@ -0,0 +1,249 @@ +/** + ****************************************************************************** + * @file stm8s_gpio.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the GPIO peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_gpio.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/* Public functions ----------------------------------------------------------*/ + +/** + * @addtogroup GPIO_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the GPIOx peripheral registers to their default reset values. + * @param GPIOx: Select the GPIO peripheral number (x = A to I). + * @retval None + */ +void GPIO_DeInit(GPIO_TypeDef* GPIOx) +{ + GPIOx->ODR = GPIO_ODR_RESET_VALUE; /* Reset Output Data Register */ + GPIOx->DDR = GPIO_DDR_RESET_VALUE; /* Reset Data Direction Register */ + GPIOx->CR1 = GPIO_CR1_RESET_VALUE; /* Reset Control Register 1 */ + GPIOx->CR2 = GPIO_CR2_RESET_VALUE; /* Reset Control Register 2 */ +} + +/** + * @brief Initializes the GPIOx according to the specified parameters. + * @param GPIOx : Select the GPIO peripheral number (x = A to I). + * @param GPIO_Pin : This parameter contains the pin number, it can be any value + * of the @ref GPIO_Pin_TypeDef enumeration. + * @param GPIO_Mode : This parameter can be a value of the + * @Ref GPIO_Mode_TypeDef enumeration. + * @retval None + */ + +void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef GPIO_Pin, GPIO_Mode_TypeDef GPIO_Mode) +{ + /*----------------------*/ + /* Check the parameters */ + /*----------------------*/ + + assert_param(IS_GPIO_MODE_OK(GPIO_Mode)); + assert_param(IS_GPIO_PIN_OK(GPIO_Pin)); + + /* Reset corresponding bit to GPIO_Pin in CR2 register */ + GPIOx->CR2 &= (uint8_t)(~(GPIO_Pin)); + + /*-----------------------------*/ + /* Input/Output mode selection */ + /*-----------------------------*/ + + if ((((uint8_t)(GPIO_Mode)) & (uint8_t)0x80) != (uint8_t)0x00) /* Output mode */ + { + if ((((uint8_t)(GPIO_Mode)) & (uint8_t)0x10) != (uint8_t)0x00) /* High level */ + { + GPIOx->ODR |= (uint8_t)GPIO_Pin; + } + else /* Low level */ + { + GPIOx->ODR &= (uint8_t)(~(GPIO_Pin)); + } + /* Set Output mode */ + GPIOx->DDR |= (uint8_t)GPIO_Pin; + } + else /* Input mode */ + { + /* Set Input mode */ + GPIOx->DDR &= (uint8_t)(~(GPIO_Pin)); + } + + /*------------------------------------------------------------------------*/ + /* Pull-Up/Float (Input) or Push-Pull/Open-Drain (Output) modes selection */ + /*------------------------------------------------------------------------*/ + + if ((((uint8_t)(GPIO_Mode)) & (uint8_t)0x40) != (uint8_t)0x00) /* Pull-Up or Push-Pull */ + { + GPIOx->CR1 |= (uint8_t)GPIO_Pin; + } + else /* Float or Open-Drain */ + { + GPIOx->CR1 &= (uint8_t)(~(GPIO_Pin)); + } + + /*-----------------------------------------------------*/ + /* Interrupt (Input) or Slope (Output) modes selection */ + /*-----------------------------------------------------*/ + + if ((((uint8_t)(GPIO_Mode)) & (uint8_t)0x20) != (uint8_t)0x00) /* Interrupt or Slow slope */ + { + GPIOx->CR2 |= (uint8_t)GPIO_Pin; + } + else /* No external interrupt or No slope control */ + { + GPIOx->CR2 &= (uint8_t)(~(GPIO_Pin)); + } +} + +/** + * @brief Writes data to the specified GPIO data port. + * @note The port must be configured in output mode. + * @param GPIOx : Select the GPIO peripheral number (x = A to I). + * @param GPIO_PortVal : Specifies the value to be written to the port output + * data register. + * @retval None + */ +void GPIO_Write(GPIO_TypeDef* GPIOx, uint8_t PortVal) +{ + GPIOx->ODR = PortVal; +} + +/** + * @brief Writes high level to the specified GPIO pins. + * @note The port must be configured in output mode. + * @param GPIOx : Select the GPIO peripheral number (x = A to I). + * @param PortPins : Specifies the pins to be turned high to the port output. + * data register. + * @retval None + */ +void GPIO_WriteHigh(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef PortPins) +{ + GPIOx->ODR |= (uint8_t)PortPins; +} + +/** + * @brief Writes low level to the specified GPIO pins. + * @note The port must be configured in output mode. + * @param GPIOx : Select the GPIO peripheral number (x = A to I). + * @param PortPins : Specifies the pins to be turned low to the port output. + * data register. + * @retval None + */ +void GPIO_WriteLow(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef PortPins) +{ + GPIOx->ODR &= (uint8_t)(~PortPins); +} + +/** + * @brief Writes reverse level to the specified GPIO pins. + * @note The port must be configured in output mode. + * @param GPIOx : Select the GPIO peripheral number (x = A to I). + * @param PortPins : Specifies the pins to be reversed to the port output. + * data register. + * @retval None + */ +void GPIO_WriteReverse(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef PortPins) +{ + GPIOx->ODR ^= (uint8_t)PortPins; +} + +/** + * @brief Reads the specified GPIO output data port. + * @note The port must be configured in input mode. + * @param GPIOx : Select the GPIO peripheral number (x = A to I). + * @retval GPIO output data port value. + */ +uint8_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx) +{ + return ((uint8_t)GPIOx->ODR); +} + +/** + * @brief Reads the specified GPIO input data port. + * @note The port must be configured in input mode. + * @param GPIOx : Select the GPIO peripheral number (x = A to I). + * @retval GPIO input data port value. + */ +uint8_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx) +{ + return ((uint8_t)GPIOx->IDR); +} + +/** + * @brief Reads the specified GPIO input data pin. + * @param GPIOx : Select the GPIO peripheral number (x = A to I). + * @param GPIO_Pin : Specifies the pin number. + * @retval BitStatus : GPIO input pin status. + */ +BitStatus GPIO_ReadInputPin(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef GPIO_Pin) +{ + return ((BitStatus)(GPIOx->IDR & (uint8_t)GPIO_Pin)); +} + +/** + * @brief Configures the external pull-up on GPIOx pins. + * @param GPIOx : Select the GPIO peripheral number (x = A to I). + * @param GPIO_Pin : Specifies the pin number + * @param NewState : The new state of the pull up pin. + * @retval None + */ +void GPIO_ExternalPullUpConfig(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef GPIO_Pin, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_GPIO_PIN_OK(GPIO_Pin)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) /* External Pull-Up Set*/ + { + GPIOx->CR1 |= (uint8_t)GPIO_Pin; + } else /* External Pull-Up Reset*/ + { + GPIOx->CR1 &= (uint8_t)(~(GPIO_Pin)); + } +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_i2c.c b/LOCK_STM8_BF/lib/src/stm8s_i2c.c new file mode 100644 index 0000000..07c8d05 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_i2c.c @@ -0,0 +1,893 @@ +/** + ****************************************************************************** + * @file stm8s_i2c.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the I2C peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_i2c.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ + +/** @defgroup I2C_Private_Defines + * @{ + */ +/* I2C register mask */ +#define REGISTER_Mask ((uint16_t)0x3000) +#define REGISTER_SR1_Index ((uint16_t)0x0100) +#define REGISTER_SR2_Index ((uint16_t)0x0200) +/* I2C Interrupt Enable mask */ +#define ITEN_Mask ((uint16_t)0x0700) +/* I2C FLAG mask */ +#define FLAG_Mask ((uint16_t)0x00FF) +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + + +/** + * @addtogroup I2C_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the I2C peripheral registers to their default reset values. + * @param None + * @retval None + */ +void I2C_DeInit(void) +{ + I2C->CR1 = I2C_CR1_RESET_VALUE; + I2C->CR2 = I2C_CR2_RESET_VALUE; + I2C->FREQR = I2C_FREQR_RESET_VALUE; + I2C->OARL = I2C_OARL_RESET_VALUE; + I2C->OARH = I2C_OARH_RESET_VALUE; + I2C->ITR = I2C_ITR_RESET_VALUE; + I2C->CCRL = I2C_CCRL_RESET_VALUE; + I2C->CCRH = I2C_CCRH_RESET_VALUE; + I2C->TRISER = I2C_TRISER_RESET_VALUE; +} + +/** + * @brief Initializes the I2C according to the specified parameters in standard + * or fast mode. + * @param OutputClockFrequencyHz : Specifies the output clock frequency in Hz. + * @param OwnAddress : Specifies the own address. + * @param I2C_DutyCycle : Specifies the duty cycle to apply in fast mode. + * This parameter can be any of the @ref I2C_DutyCycle_TypeDef enumeration. + * @note This parameter don't have impact when the OutputClockFrequency lower + * than 100KHz. + * @param Ack : Specifies the acknowledge mode to apply. + * This parameter can be any of the @ref I2C_Ack_TypeDef enumeration. + * @param AddMode : Specifies the acknowledge address to apply. + * This parameter can be any of the @ref I2C_AddMode_TypeDef enumeration. + * @param InputClockFrequencyMHz : Specifies the input clock frequency in MHz. + * @retval None + */ +void I2C_Init(uint32_t OutputClockFrequencyHz, uint16_t OwnAddress, + I2C_DutyCycle_TypeDef I2C_DutyCycle, I2C_Ack_TypeDef Ack, + I2C_AddMode_TypeDef AddMode, uint8_t InputClockFrequencyMHz ) +{ + uint16_t result = 0x0004; + uint16_t tmpval = 0; + uint8_t tmpccrh = 0; + + /* Check the parameters */ + assert_param(IS_I2C_ACK_OK(Ack)); + assert_param(IS_I2C_ADDMODE_OK(AddMode)); + assert_param(IS_I2C_OWN_ADDRESS_OK(OwnAddress)); + assert_param(IS_I2C_DUTYCYCLE_OK(I2C_DutyCycle)); + assert_param(IS_I2C_INPUT_CLOCK_FREQ_OK(InputClockFrequencyMHz)); + assert_param(IS_I2C_OUTPUT_CLOCK_FREQ_OK(OutputClockFrequencyHz)); + + + /*------------------------- I2C FREQ Configuration ------------------------*/ + /* Clear frequency bits */ + I2C->FREQR &= (uint8_t)(~I2C_FREQR_FREQ); + /* Write new value */ + I2C->FREQR |= InputClockFrequencyMHz; + + /*--------------------------- I2C CCR Configuration ------------------------*/ + /* Disable I2C to configure TRISER */ + I2C->CR1 &= (uint8_t)(~I2C_CR1_PE); + + /* Clear CCRH & CCRL */ + I2C->CCRH &= (uint8_t)(~(I2C_CCRH_FS | I2C_CCRH_DUTY | I2C_CCRH_CCR)); + I2C->CCRL &= (uint8_t)(~I2C_CCRL_CCR); + + /* Detect Fast or Standard mode depending on the Output clock frequency selected */ + if (OutputClockFrequencyHz > I2C_MAX_STANDARD_FREQ) /* FAST MODE */ + { + /* Set F/S bit for fast mode */ + tmpccrh = I2C_CCRH_FS; + + if (I2C_DutyCycle == I2C_DUTYCYCLE_2) + { + /* Fast mode speed calculate: Tlow/Thigh = 2 */ + result = (uint16_t) ((InputClockFrequencyMHz * 1000000) / (OutputClockFrequencyHz * 3)); + } + else /* I2C_DUTYCYCLE_16_9 */ + { + /* Fast mode speed calculate: Tlow/Thigh = 16/9 */ + result = (uint16_t) ((InputClockFrequencyMHz * 1000000) / (OutputClockFrequencyHz * 25)); + /* Set DUTY bit */ + tmpccrh |= I2C_CCRH_DUTY; + } + + /* Verify and correct CCR value if below minimum value */ + if (result < (uint16_t)0x01) + { + /* Set the minimum allowed value */ + result = (uint16_t)0x0001; + } + + /* Set Maximum Rise Time: 300ns max in Fast Mode + = [300ns/(1/InputClockFrequencyMHz.10e6)]+1 + = [(InputClockFrequencyMHz * 3)/10]+1 */ + tmpval = ((InputClockFrequencyMHz * 3) / 10) + 1; + I2C->TRISER = (uint8_t)tmpval; + + } + else /* STANDARD MODE */ + { + + /* Calculate standard mode speed */ + result = (uint16_t)((InputClockFrequencyMHz * 1000000) / (OutputClockFrequencyHz << (uint8_t)1)); + + /* Verify and correct CCR value if below minimum value */ + if (result < (uint16_t)0x0004) + { + /* Set the minimum allowed value */ + result = (uint16_t)0x0004; + } + + /* Set Maximum Rise Time: 1000ns max in Standard Mode + = [1000ns/(1/InputClockFrequencyMHz.10e6)]+1 + = InputClockFrequencyMHz+1 */ + I2C->TRISER = (uint8_t)(InputClockFrequencyMHz + (uint8_t)1); + + } + + /* Write CCR with new calculated value */ + I2C->CCRL = (uint8_t)result; + I2C->CCRH = (uint8_t)((uint8_t)((uint8_t)(result >> 8) & I2C_CCRH_CCR) | tmpccrh); + + /* Enable I2C */ + I2C->CR1 |= I2C_CR1_PE; + + /* Configure I2C acknowledgement */ + I2C_AcknowledgeConfig(Ack); + + /*--------------------------- I2C OAR Configuration ------------------------*/ + I2C->OARL = (uint8_t)(OwnAddress); + I2C->OARH = (uint8_t)((uint8_t)(AddMode | I2C_OARH_ADDCONF) | + (uint8_t)((OwnAddress & (uint16_t)0x0300) >> (uint8_t)7)); +} + +/** + * @brief Enables or disables the I2C peripheral. + * @param NewState : Indicate the new I2C peripheral state. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void I2C_Cmd(FunctionalState NewState) +{ + /* Check function parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable I2C peripheral */ + I2C->CR1 |= I2C_CR1_PE; + } + else /* NewState == DISABLE */ + { + /* Disable I2C peripheral */ + I2C->CR1 &= (uint8_t)(~I2C_CR1_PE); + } +} + +/** + * @brief Enables or disables the I2C General Call feature. + * @param NewState : State of the General Call feature. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void I2C_GeneralCallCmd(FunctionalState NewState) +{ + /* Check function parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable General Call */ + I2C->CR1 |= I2C_CR1_ENGC; + } + else /* NewState == DISABLE */ + { + /* Disable General Call */ + I2C->CR1 &= (uint8_t)(~I2C_CR1_ENGC); + } +} + +/** + * @brief Generates I2C communication START condition. + * @note CCR must be programmed, i.e. I2C_Init function must have been called + * with a valid I2C_ClockSpeed + * @param NewState : Enable or disable the start condition. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void I2C_GenerateSTART(FunctionalState NewState) +{ + /* Check function parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Generate a START condition */ + I2C->CR2 |= I2C_CR2_START; + } + else /* NewState == DISABLE */ + { + /* Disable the START condition generation */ + I2C->CR2 &= (uint8_t)(~I2C_CR2_START); + } +} + +/** + * @brief Generates I2C communication STOP condition. + * @param NewState : Enable or disable the stop condition. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void I2C_GenerateSTOP(FunctionalState NewState) +{ + /* Check function parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Generate a STOP condition */ + I2C->CR2 |= I2C_CR2_STOP; + } + else /* NewState == DISABLE */ + { + /* Disable the STOP condition generation */ + I2C->CR2 &= (uint8_t)(~I2C_CR2_STOP); + } +} + +/** + * @brief Enables or disables I2C software reset. + * @param NewState : Specifies the new state of the I2C software reset. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void I2C_SoftwareResetCmd(FunctionalState NewState) +{ + /* Check function parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Peripheral under reset */ + I2C->CR2 |= I2C_CR2_SWRST; + } + else /* NewState == DISABLE */ + { + /* Peripheral not under reset */ + I2C->CR2 &= (uint8_t)(~I2C_CR2_SWRST); + } +} + +/** + * @brief Enables or disables the I2C clock stretching. + * @param NewState : Specifies the new state of the I2C Clock stretching. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ + +void I2C_StretchClockCmd(FunctionalState NewState) +{ + /* Check function parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Clock Stretching Enable */ + I2C->CR1 &= (uint8_t)(~I2C_CR1_NOSTRETCH); + + } + else /* NewState == DISABLE */ + { + /* Clock Stretching Disable (Slave mode) */ + I2C->CR1 |= I2C_CR1_NOSTRETCH; + } +} + +/** + * @brief Enable or Disable the I2C acknowledge and position acknowledge feature. + * @note This function must be called before data reception start + * @param Ack : Specifies the acknowledge mode to apply. + * This parameter can be any of the @ref I2C_Ack_TypeDef enumeration. + * @retval None + */ +void I2C_AcknowledgeConfig(I2C_Ack_TypeDef Ack) +{ + /* Check function parameters */ + assert_param(IS_I2C_ACK_OK(Ack)); + + if (Ack == I2C_ACK_NONE) + { + /* Disable the acknowledgement */ + I2C->CR2 &= (uint8_t)(~I2C_CR2_ACK); + } + else + { + /* Enable the acknowledgement */ + I2C->CR2 |= I2C_CR2_ACK; + + if (Ack == I2C_ACK_CURR) + { + /* Configure (N)ACK on current byte */ + I2C->CR2 &= (uint8_t)(~I2C_CR2_POS); + } + else + { + /* Configure (N)ACK on next byte */ + I2C->CR2 |= I2C_CR2_POS; + } + } +} + +/** + * @brief Enables or disables the specified I2C interrupt. + * @param ITName : Name of the interrupt to enable or disable. + * This parameter can be any of the @ref I2C_IT_TypeDef enumeration. + * @param NewState : State of the interrupt to apply. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void I2C_ITConfig(I2C_IT_TypeDef I2C_IT, FunctionalState NewState) +{ + /* Check functions parameters */ + assert_param(IS_I2C_INTERRUPT_OK(I2C_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected I2C interrupts */ + I2C->ITR |= (uint8_t)I2C_IT; + } + else /* NewState == DISABLE */ + { + /* Disable the selected I2C interrupts */ + I2C->ITR &= (uint8_t)(~(uint8_t)I2C_IT); + } +} + +/** + * @brief Selects the specified I2C fast mode duty cycle. + * @param I2C_DutyCycle : Specifies the duty cycle to apply. + * This parameter can be any of the @ref I2C_DutyCycle_TypeDef enumeration. + * @retval None + */ +void I2C_FastModeDutyCycleConfig(I2C_DutyCycle_TypeDef I2C_DutyCycle) +{ + /* Check function parameters */ + assert_param(IS_I2C_DUTYCYCLE_OK(I2C_DutyCycle)); + + if (I2C_DutyCycle == I2C_DUTYCYCLE_16_9) + { + /* I2C fast mode Tlow/Thigh = 16/9 */ + I2C->CCRH |= I2C_CCRH_DUTY; + } + else /* I2C_DUTYCYCLE_2 */ + { + /* I2C fast mode Tlow/Thigh = 2 */ + I2C->CCRH &= (uint8_t)(~I2C_CCRH_DUTY); + } +} + +/** + * @brief Returns the most recent received data. + * @param None + * @retval uint8_t : The value of the received byte data. + */ +uint8_t I2C_ReceiveData(void) +{ + /* Return the data present in the DR register */ + return ((uint8_t)I2C->DR); +} + +/** + * @brief Transmits the 7-bit address (to select the) slave device. + * @param Address : Specifies the slave address which will be transmitted. + * @param Direction : Specifies whether the I2C device will be a Transmitter or a Receiver. + * This parameter can be any of the @ref I2C_Direction_TypeDef enumeration. + * @retval None + */ +void I2C_Send7bitAddress(uint8_t Address, I2C_Direction_TypeDef Direction) +{ + /* Check function parameters */ + assert_param(IS_I2C_ADDRESS_OK(Address)); + assert_param(IS_I2C_DIRECTION_OK(Direction)); + + /* Clear bit0 (direction) just in case */ + Address &= (uint8_t)0xFE; + + /* Send the Address + Direction */ + I2C->DR = (uint8_t)(Address | (uint8_t)Direction); +} + +/** + * @brief Send a byte by writing in the DR register. + * @param Data : Byte to be sent. + * @retval None + */ +void I2C_SendData(uint8_t Data) +{ + /* Write in the DR register the data to be sent */ + I2C->DR = Data; +} + +/** + * @brief + **************************************************************************************** + * + * I2C State Monitoring Functions + * + **************************************************************************************** + * This I2C driver provides three different ways for I2C state monitoring + * depending on the application requirements and constraints: + * + * + * 1) Basic state monitoring: + * Using I2C_CheckEvent() function: + * It compares the status registers (SR1, SR2 and SR3) content to a given event + * (can be the combination of one or more flags). + * It returns SUCCESS if the current status includes the given flags + * and returns ERROR if one or more flags are missing in the current status. + * - When to use: + * - This function is suitable for most applications as well as for startup + * activity since the events are fully described in the product reference manual + * (RM0016). + * - It is also suitable for users who need to define their own events. + * - Limitations: + * - If an error occurs (ie. error flags are set besides to the monitored flags), + * the I2C_CheckEvent() function may return SUCCESS despite the communication + * hold or corrupted real state. + * In this case, it is advised to use error interrupts to monitor the error + * events and handle them in the interrupt IRQ handler. + * + * @note + * For error management, it is advised to use the following functions: + * - I2C_ITConfig() to configure and enable the error interrupts (I2C_IT_ERR). + * - I2C_IRQHandler() which is called when the I2C interrupts occur. + * - I2C_GetFlagStatus() or I2C_GetITStatus() to be called into the + * I2C_IRQHandler() function in order to determine which error occurred. + * - I2C_ClearFlag() or I2C_ClearITPendingBit() and/or I2C_SoftwareResetCmd() + * and/or I2C_GenerateStop() in order to clear the error flag and + * source and return to correct communication status. + * + * + * 2) Advanced state monitoring: + * Using the function I2C_GetLastEvent() which returns the image of both SR1 + * & SR3 status registers in a single word (uint16_t) (Status Register 3 value + * is shifted left by 8 bits and concatenated to Status Register 1). + * - When to use: + * - This function is suitable for the same applications above but it allows to + * overcome the limitations of I2C_GetFlagStatus() function (see below). + * The returned value could be compared to events already defined in the + * library (stm8s_i2c.h) or to custom values defined by user. + * - This function is suitable when multiple flags are monitored at the same time. + * - At the opposite of I2C_CheckEvent() function, this function allows user to + * choose when an event is accepted (when all events flags are set and no + * other flags are set or just when the needed flags are set like + * I2C_CheckEvent() function). + * - Limitations: + * - User may need to define his own events. + * - Same remark concerning the error management is applicable for this + * function if user decides to check only regular communication flags (and + * ignores error flags). + * + * + * 3) Flag-based state monitoring: + * Using the function I2C_GetFlagStatus() which simply returns the status of + * one single flag (ie. I2C_FLAG_RXNE ...). + * - When to use: + * - This function could be used for specific applications or in debug phase. + * - It is suitable when only one flag checking is needed (most I2C events + * are monitored through multiple flags). + * - Limitations: + * - When calling this function, the Status register is accessed. Some flags are + * cleared when the status register is accessed. So checking the status + * of one Flag, may clear other ones. + * - Function may need to be called twice or more in order to monitor one + * single event. + * + * For detailed description of Events, please refer to section I2C_Events in + * stm8s_i2c.h file. + * + */ +/** + * + * 1) Basic state monitoring + ******************************************************************************* + */ + +/** + * @brief Checks whether the last I2C Event is equal to the one passed + * as parameter. + * @param I2C_EVENT: specifies the event to be checked. + * This parameter can be one of the following values: + * @arg I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED : EV1 + * @arg I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED : EV1 + * @arg I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED : EV1 + * @arg I2C_EVENT_SLAVE_BYTE_RECEIVED : EV2 + * @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL) : EV2 + * @arg I2C_EVENT_SLAVE_BYTE_TRANSMITTED : EV3 + * @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL) : EV3 + * @arg I2C_EVENT_SLAVE_ACK_FAILURE : EV3_2 + * @arg I2C_EVENT_SLAVE_STOP_DETECTED : EV4 + * @arg I2C_EVENT_MASTER_MODE_SELECT : EV5 + * @arg I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED : EV6 + * @arg I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED : EV6 + * @arg I2C_EVENT_MASTER_BYTE_RECEIVED : EV7 + * @arg I2C_EVENT_MASTER_BYTE_TRANSMITTING : EV8 + * @arg I2C_EVENT_MASTER_BYTE_TRANSMITTED : EV8_2 + * @arg I2C_EVENT_MASTER_MODE_ADDRESS10 : EV9 + * + * @note: For detailed description of Events, please refer to section + * I2C_Events in stm8s_i2c.h file. + * + * @retval An ErrorStatus enumeration value: + * - SUCCESS: Last event is equal to the I2C_EVENT + * - ERROR: Last event is different from the I2C_EVENT + */ +ErrorStatus I2C_CheckEvent(I2C_Event_TypeDef I2C_Event) +{ + __IO uint16_t lastevent = 0x00; + uint8_t flag1 = 0x00 ; + uint8_t flag2 = 0x00; + ErrorStatus status = ERROR; + + /* Check the parameters */ + assert_param(IS_I2C_EVENT_OK(I2C_Event)); + + if (I2C_Event == I2C_EVENT_SLAVE_ACK_FAILURE) + { + lastevent = I2C->SR2 & I2C_SR2_AF; + } + else + { + flag1 = I2C->SR1; + flag2 = I2C->SR3; + lastevent = ((uint16_t)((uint16_t)flag2 << (uint16_t)8) | (uint16_t)flag1); + } + /* Check whether the last event is equal to I2C_EVENT */ + if (((uint16_t)lastevent & (uint16_t)I2C_Event) == (uint16_t)I2C_Event) + { + /* SUCCESS: last event is equal to I2C_EVENT */ + status = SUCCESS; + } + else + { + /* ERROR: last event is different from I2C_EVENT */ + status = ERROR; + } + + /* Return status */ + return status; +} + +/** + * + * 2) Advanced state monitoring + ******************************************************************************* + */ +/** + * @brief Returns the last I2C Event. + * + * @note: For detailed description of Events, please refer to section + * I2C_Events in stm8s_i2c.h file. + * + * @retval The last event + * This parameter can be any of the @ref I2C_Event_TypeDef enumeration. + */ +I2C_Event_TypeDef I2C_GetLastEvent(void) +{ + __IO uint16_t lastevent = 0; + uint16_t flag1 = 0; + uint16_t flag2 = 0; + + if ((I2C->SR2 & I2C_SR2_AF) != 0x00) + { + lastevent = I2C_EVENT_SLAVE_ACK_FAILURE; + } + else + { + /* Read the I2C status register */ + flag1 = I2C->SR1; + flag2 = I2C->SR3; + + /* Get the last event value from I2C status register */ + lastevent = ((uint16_t)((uint16_t)flag2 << 8) | (uint16_t)flag1); + } + /* Return status */ + return (I2C_Event_TypeDef)lastevent; +} + +/** + * + * 3) Flag-based state monitoring + ******************************************************************************* + */ +/** + * @brief Checks whether the specified I2C flag is set or not. + * @param I2C_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg I2C_FLAG_GENERALCALL: General call header flag (Slave mode) + * @arg I2C_FLAG_TRANSMITTERRECEIVER: Transmitter/Receiver flag + * @arg I2C_FLAG_BUSBUSY: Bus busy flag + * @arg I2C_FLAG_MASTERSLAVE: Master/Slave flag + * @arg I2C_FLAG_WAKEUPFROMHALT: Wake up from HALT flag + * @arg I2C_FLAG_OVERRUNUNDERRUN: Overrun/Underrun flag (Slave mode) + * @arg I2C_FLAG_ACKNOWLEDGEFAILURE: Acknowledge failure flag + * @arg I2C_FLAG_ARBITRATIONLOSS: Arbitration lost flag (Master mode) + * @arg I2C_FLAG_BUSERROR: Bus error flag + * @arg I2C_FLAG_TXEMPTY: Data register empty flag (Transmitter) + * @arg I2C_FLAG_RXNOTEMPTY: Data register not empty (Receiver) flag + * @arg I2C_FLAG_STOPDETECTION: Stop detection flag (Slave mode) + * @arg I2C_FLAG_HEADERSENT: 10-bit header sent flag (Master mode) + * @arg I2C_FLAG_TRANSFERFINISHED: Byte transfer finished flag + * @arg I2C_FLAG_ADDRESSSENTMATCHED: Address sent flag (Master mode) “ADSL” + * Address matched flag (Slave mode)”ENDAD” + * @arg I2C_FLAG_STARTDETECTION: Start bit flag (Master mode) + * @retval The new state of I2C_FLAG (SET or RESET). + */ +FlagStatus I2C_GetFlagStatus(I2C_Flag_TypeDef I2C_Flag) +{ + uint8_t tempreg = 0; + uint8_t regindex = 0; + FlagStatus bitstatus = RESET; + + /* Check the parameters */ + assert_param(IS_I2C_FLAG_OK(I2C_Flag)); + + /* Read flag register index */ + regindex = (uint8_t)((uint16_t)I2C_Flag >> 8); + /* Check SRx index */ + switch (regindex) + { + /* Returns whether the status register to check is SR1 */ + case 0x01: + tempreg = (uint8_t)I2C->SR1; + break; + + /* Returns whether the status register to check is SR2 */ + case 0x02: + tempreg = (uint8_t)I2C->SR2; + break; + + /* Returns whether the status register to check is SR3 */ + case 0x03: + tempreg = (uint8_t)I2C->SR3; + break; + + default: + break; + } + + /* Check the status of the specified I2C flag */ + if ((tempreg & (uint8_t)I2C_Flag ) != 0) + { + /* Flag is set */ + bitstatus = SET; + } + else + { + /* Flag is reset */ + bitstatus = RESET; + } + /* Return the flag status */ + return bitstatus; +} + +/** + * @brief Clear flags + * @param I2C_Flag : Specifies the flag to clear + * This parameter can be any combination of the following values: + * - I2C_FLAG_WAKEUPFROMHALT: Wakeup from Halt + * - I2C_FLAG_OVERRUNUNDERRUN: Overrun/Underrun flag (Slave mode) + * - I2C_FLAG_ACKNOWLEDGEFAILURE: Acknowledge failure flag + * - I2C_FLAG_ARBITRATIONLOSS: Arbitration lost flag (Master mode) + * - I2C_FLAG_BUSERROR: Bus error flag. + * @note Notes: + * - STOPF (STOP detection) is cleared by software + * sequence: a read operation to I2C_SR1 register + * (I2C_GetFlagStatus()) followed by a write operation + * to I2C_CR2 register. + * - ADD10 (10-bit header sent) is cleared by software + * sequence: a read operation to I2C_SR1 + * (I2C_GetFlagStatus()) followed by writing the + * second byte of the address in DR register. + * - BTF (Byte Transfer Finished) is cleared by software + * sequence: a read operation to I2C_SR1 register + * (I2C_GetFlagStatus()) followed by a read/write to + * I2C_DR register (I2C_SendData()). + * - ADDR (Address sent) is cleared by software sequence: + * a read operation to I2C_SR1 register + * (I2C_GetFlagStatus()) followed by a read operation to + * I2C_SR3 register ((void)(I2C->SR3)). + * - SB (Start Bit) is cleared software sequence: a read + * operation to I2C_SR1 register (I2C_GetFlagStatus()) + * followed by a write operation to I2C_DR register + * (I2C_SendData()). + * @retval None + */ +void I2C_ClearFlag(I2C_Flag_TypeDef I2C_FLAG) +{ + uint16_t flagpos = 0; + /* Check the parameters */ + assert_param(IS_I2C_CLEAR_FLAG_OK(I2C_FLAG)); + + /* Get the I2C flag position */ + flagpos = (uint16_t)I2C_FLAG & FLAG_Mask; + /* Clear the selected I2C flag */ + I2C->SR2 = (uint8_t)((uint16_t)(~flagpos)); +} + +/** + * @brief Checks whether the specified I2C interrupt has occurred or not. + * @param I2C_ITPendingBit: specifies the interrupt source to check. + * This parameter can be one of the following values: + * - I2C_ITPENDINGBIT_WAKEUPFROMHALT: Wakeup from Halt + * - I2C_ITPENDINGBIT_OVERRUNUNDERRUN: Overrun/Underrun flag (Slave mode) + * - I2C_ITPENDINGBIT_ACKNOWLEDGEFAILURE: Acknowledge failure flag + * - I2C_ITPENDINGBIT_ARBITRATIONLOSS: Arbitration lost flag (Master mode) + * - I2C_ITPENDINGBIT_BUSERROR: Bus error flag + * - I2C_ITPENDINGBIT_TXEMPTY: Data register empty flag (Transmitter) + * - I2C_ITPENDINGBIT_RXNOTEMPTY: Data register not empty (Receiver) flag + * - I2C_ITPENDINGBIT_STOPDETECTION: Stop detection flag (Slave mode) + * - I2C_ITPENDINGBIT_HEADERSENT: 10-bit header sent flag (Master mode) + * - I2C_ITPENDINGBIT_TRANSFERFINISHED: Byte transfer finished flag + * - I2C_ITPENDINGBIT_ADDRESSSENTMATCHED: Address sent flag (Master mode) “ADSL” + * Address matched flag (Slave mode)“ENDAD” + * - I2C_ITPENDINGBIT_STARTDETECTION: Start bit flag (Master mode) + * @retval The new state of I2C_ITPendingBit + * This parameter can be any of the @ref ITStatus enumeration. + */ +ITStatus I2C_GetITStatus(I2C_ITPendingBit_TypeDef I2C_ITPendingBit) +{ + ITStatus bitstatus = RESET; + __IO uint8_t enablestatus = 0; + uint16_t tempregister = 0; + + /* Check the parameters */ + assert_param(IS_I2C_ITPENDINGBIT_OK(I2C_ITPendingBit)); + + tempregister = (uint8_t)( ((uint16_t)((uint16_t)I2C_ITPendingBit & ITEN_Mask)) >> 8); + + /* Check if the interrupt source is enabled or not */ + enablestatus = (uint8_t)(I2C->ITR & ( uint8_t)tempregister); + + if ((uint16_t)((uint16_t)I2C_ITPendingBit & REGISTER_Mask) == REGISTER_SR1_Index) + { + /* Check the status of the specified I2C flag */ + if (((I2C->SR1 & (uint8_t)I2C_ITPendingBit) != RESET) && enablestatus) + { + /* I2C_IT is set */ + bitstatus = SET; + } + else + { + /* I2C_IT is reset */ + bitstatus = RESET; + } + } + else + { + /* Check the status of the specified I2C flag */ + if (((I2C->SR2 & (uint8_t)I2C_ITPendingBit) != RESET) && enablestatus) + { + /* I2C_IT is set */ + bitstatus = SET; + } + else + { + /* I2C_IT is reset */ + bitstatus = RESET; + } + } + /* Return the I2C_IT status */ + return bitstatus; +} + +/** + * @brief Clear IT pending bit + * @param I2C_IT: specifies the interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * - I2C_ITPENDINGBIT_WAKEUPFROMHALT: Wakeup from Halt + * - I2C_ITPENDINGBIT_OVERRUNUNDERRUN: Overrun/Underrun interrupt (Slave mode) + * - I2C_ITPENDINGBIT_ACKNOWLEDGEFAILURE: Acknowledge failure interrupt + * - I2C_ITPENDINGBIT_ARBITRATIONLOSS: Arbitration lost interrupt (Master mode) + * - I2C_ITPENDINGBIT_BUSERROR: Bus error interrupt + * + * Notes: + * - STOPF (STOP detection) is cleared by software + * sequence: a read operation to I2C_SR1 register + * (I2C_GetITStatus()) followed by a write operation to + * I2C_CR2 register (I2C_AcknowledgeConfig() to configure + * the I2C peripheral Acknowledge). + * - ADD10 (10-bit header sent) is cleared by software + * sequence: a read operation to I2C_SR1 + * (I2C_GetITStatus()) followed by writing the second + * byte of the address in I2C_DR register. + * - BTF (Byte Transfer Finished) is cleared by software + * sequence: a read operation to I2C_SR1 register + * (I2C_GetITStatus()) followed by a read/write to + * I2C_DR register (I2C_SendData()). + * - ADDR (Address sent) is cleared by software sequence: + * a read operation to I2C_SR1 register (I2C_GetITStatus()) + * followed by a read operation to I2C_SR3 register + * ((void)(I2C->SR3)). + * - SB (Start Bit) is cleared by software sequence: a + * read operation to I2C_SR1 register (I2C_GetITStatus()) + * followed by a write operation to I2C_DR register + * (I2C_SendData()). + * @retval None + */ +void I2C_ClearITPendingBit(I2C_ITPendingBit_TypeDef I2C_ITPendingBit) +{ + uint16_t flagpos = 0; + + /* Check the parameters */ + assert_param(IS_I2C_CLEAR_ITPENDINGBIT_OK(I2C_ITPendingBit)); + + /* Get the I2C flag position */ + flagpos = (uint16_t)I2C_ITPendingBit & FLAG_Mask; + + /* Clear the selected I2C flag */ + I2C->SR2 = (uint8_t)((uint16_t)~flagpos); +} + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_itc.c b/LOCK_STM8_BF/lib/src/stm8s_itc.c new file mode 100644 index 0000000..91f8310 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_itc.c @@ -0,0 +1,343 @@ +/** + ****************************************************************************** + * @file stm8s_itc.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the ITC peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_itc.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @addtogroup ITC_Private_Functions + * @{ + */ + +/** + * @brief Utility function used to read CC register. + * @param None + * @retval CPU CC register value + */ +uint8_t ITC_GetCPUCC(void) +{ +#ifdef _COSMIC_ + _asm("push cc"); + _asm("pop a"); + return; /* Ignore compiler warning, the returned value is in A register */ +#elif defined _RAISONANCE_ /* _RAISONANCE_ */ + return _getCC_(); +#else /* _IAR_ */ + asm("push cc"); + asm("pop a"); /* Ignore compiler warning, the returned value is in A register */ +#endif /* _COSMIC_*/ +} + + +/** + * @} + */ + +/* Public functions ----------------------------------------------------------*/ + +/** @addtogroup ITC_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the ITC registers to their default reset value. + * @param None + * @retval None + */ +void ITC_DeInit(void) +{ + ITC->ISPR1 = ITC_SPRX_RESET_VALUE; + ITC->ISPR2 = ITC_SPRX_RESET_VALUE; + ITC->ISPR3 = ITC_SPRX_RESET_VALUE; + ITC->ISPR4 = ITC_SPRX_RESET_VALUE; + ITC->ISPR5 = ITC_SPRX_RESET_VALUE; + ITC->ISPR6 = ITC_SPRX_RESET_VALUE; + ITC->ISPR7 = ITC_SPRX_RESET_VALUE; + ITC->ISPR8 = ITC_SPRX_RESET_VALUE; +} + +/** + * @brief Gets the interrupt software priority bits (I1, I0) value from CPU CC register. + * @param None + * @retval The interrupt software priority bits value. + */ +uint8_t ITC_GetSoftIntStatus(void) +{ + return (uint8_t)(ITC_GetCPUCC() & CPU_CC_I1I0); +} + +/** + * @brief Gets the software priority of the specified interrupt source. + * @param IrqNum : Specifies the peripheral interrupt source. + * @retval ITC_PriorityLevel_TypeDef : Specifies the software priority of the interrupt source. + */ +ITC_PriorityLevel_TypeDef ITC_GetSoftwarePriority(ITC_Irq_TypeDef IrqNum) +{ + uint8_t Value = 0; + uint8_t Mask = 0; + + /* Check function parameters */ + assert_param(IS_ITC_IRQ_OK((uint8_t)IrqNum)); + + /* Define the mask corresponding to the bits position in the SPR register */ + Mask = (uint8_t)(0x03U << (((uint8_t)IrqNum % 4U) * 2U)); + + switch (IrqNum) + { + case ITC_IRQ_TLI: /* TLI software priority can be read but has no meaning */ + case ITC_IRQ_AWU: + case ITC_IRQ_CLK: + case ITC_IRQ_PORTA: + Value = (uint8_t)(ITC->ISPR1 & Mask); /* Read software priority */ + break; + + case ITC_IRQ_PORTB: + case ITC_IRQ_PORTC: + case ITC_IRQ_PORTD: + case ITC_IRQ_PORTE: + Value = (uint8_t)(ITC->ISPR2 & Mask); /* Read software priority */ + break; + +#if defined(STM8S208) || defined(STM8AF52Ax) + case ITC_IRQ_CAN_RX: + case ITC_IRQ_CAN_TX: +#endif /*STM8S208 or STM8AF52Ax */ +#if defined(STM8S903) || defined(STM8AF622x) + case ITC_IRQ_PORTF: +#endif /*STM8S903 or STM8AF622x */ + case ITC_IRQ_SPI: + case ITC_IRQ_TIM1_OVF: + Value = (uint8_t)(ITC->ISPR3 & Mask); /* Read software priority */ + break; + + case ITC_IRQ_TIM1_CAPCOM: +#if defined (STM8S903) || defined (STM8AF622x) + case ITC_IRQ_TIM5_OVFTRI: + case ITC_IRQ_TIM5_CAPCOM: +#else + case ITC_IRQ_TIM2_OVF: + case ITC_IRQ_TIM2_CAPCOM: +#endif /* STM8S903 or STM8AF622x*/ + case ITC_IRQ_TIM3_OVF: + Value = (uint8_t)(ITC->ISPR4 & Mask); /* Read software priority */ + break; + + case ITC_IRQ_TIM3_CAPCOM: +#if defined(STM8S208) ||defined(STM8S207) || defined (STM8S007) || defined(STM8S103) || \ + defined(STM8S003) ||defined(STM8S903) || defined (STM8AF52Ax) || defined (STM8AF62Ax) + case ITC_IRQ_UART1_TX: + case ITC_IRQ_UART1_RX: +#endif /*STM8S208 or STM8S207 or STM8S007 or STM8S103 or STM8S003 or STM8S903 or STM8AF52Ax or STM8AF62Ax */ +#if defined(STM8AF622x) + case ITC_IRQ_UART4_TX: + case ITC_IRQ_UART4_RX: +#endif /*STM8AF622x */ + case ITC_IRQ_I2C: + Value = (uint8_t)(ITC->ISPR5 & Mask); /* Read software priority */ + break; + +#if defined(STM8S105) || defined(STM8S005) || defined(STM8AF626x) + case ITC_IRQ_UART2_TX: + case ITC_IRQ_UART2_RX: +#endif /*STM8S105 or STM8AF626x*/ +#if defined(STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8AF52Ax) || \ + defined(STM8AF62Ax) + case ITC_IRQ_UART3_TX: + case ITC_IRQ_UART3_RX: + case ITC_IRQ_ADC2: +#endif /*STM8S208 or STM8S207 or STM8AF52Ax or STM8AF62Ax */ +#if defined(STM8S105) || defined(STM8S005) || defined(STM8S103) || defined(STM8S003) || \ + defined(STM8S903) || defined(STM8AF626x) || defined(STM8AF622x) + case ITC_IRQ_ADC1: +#endif /*STM8S105, STM8S005, STM8S103 or STM8S003 or STM8S903 or STM8AF626x or STM8AF622x */ +#if defined (STM8S903) || defined (STM8AF622x) + case ITC_IRQ_TIM6_OVFTRI: +#else + case ITC_IRQ_TIM4_OVF: +#endif /*STM8S903 or STM8AF622x */ + Value = (uint8_t)(ITC->ISPR6 & Mask); /* Read software priority */ + break; + + case ITC_IRQ_EEPROM_EEC: + Value = (uint8_t)(ITC->ISPR7 & Mask); /* Read software priority */ + break; + + default: + break; + } + + Value >>= (uint8_t)(((uint8_t)IrqNum % 4u) * 2u); + + return((ITC_PriorityLevel_TypeDef)Value); +} + +/** + * @brief Sets the software priority of the specified interrupt source. + * @note - The modification of the software priority is only possible when + * the interrupts are disabled. + * - The normal behavior is to disable the interrupt before calling + * this function, and re-enable it after. + * - The priority level 0 cannot be set (see product specification + * for more details). + * @param IrqNum : Specifies the peripheral interrupt source. + * @param PriorityValue : Specifies the software priority value to set, + * can be a value of @ref ITC_PriorityLevel_TypeDef . + * @retval None +*/ +void ITC_SetSoftwarePriority(ITC_Irq_TypeDef IrqNum, ITC_PriorityLevel_TypeDef PriorityValue) +{ + uint8_t Mask = 0; + uint8_t NewPriority = 0; + + /* Check function parameters */ + assert_param(IS_ITC_IRQ_OK((uint8_t)IrqNum)); + assert_param(IS_ITC_PRIORITY_OK(PriorityValue)); + + /* Check if interrupts are disabled */ + assert_param(IS_ITC_INTERRUPTS_DISABLED); + + /* Define the mask corresponding to the bits position in the SPR register */ + /* The mask is reversed in order to clear the 2 bits after more easily */ + Mask = (uint8_t)(~(uint8_t)(0x03U << (((uint8_t)IrqNum % 4U) * 2U))); + + /* Define the new priority to write */ + NewPriority = (uint8_t)((uint8_t)(PriorityValue) << (((uint8_t)IrqNum % 4U) * 2U)); + + switch (IrqNum) + { + case ITC_IRQ_TLI: /* TLI software priority can be written but has no meaning */ + case ITC_IRQ_AWU: + case ITC_IRQ_CLK: + case ITC_IRQ_PORTA: + ITC->ISPR1 &= Mask; + ITC->ISPR1 |= NewPriority; + break; + + case ITC_IRQ_PORTB: + case ITC_IRQ_PORTC: + case ITC_IRQ_PORTD: + case ITC_IRQ_PORTE: + ITC->ISPR2 &= Mask; + ITC->ISPR2 |= NewPriority; + break; + +#if defined(STM8S208) || defined(STM8AF52Ax) + case ITC_IRQ_CAN_RX: + case ITC_IRQ_CAN_TX: +#endif /*STM8S208 or STM8AF52Ax */ +#if defined(STM8S903) || defined(STM8AF622x) + case ITC_IRQ_PORTF: +#endif /*STM8S903 or STM8AF622x */ + case ITC_IRQ_SPI: + case ITC_IRQ_TIM1_OVF: + ITC->ISPR3 &= Mask; + ITC->ISPR3 |= NewPriority; + break; + + case ITC_IRQ_TIM1_CAPCOM: +#if defined(STM8S903) || defined(STM8AF622x) + case ITC_IRQ_TIM5_OVFTRI: + case ITC_IRQ_TIM5_CAPCOM: +#else + case ITC_IRQ_TIM2_OVF: + case ITC_IRQ_TIM2_CAPCOM: +#endif /*STM8S903 or STM8AF622x */ + case ITC_IRQ_TIM3_OVF: + ITC->ISPR4 &= Mask; + ITC->ISPR4 |= NewPriority; + break; + + case ITC_IRQ_TIM3_CAPCOM: +#if defined(STM8S208) ||defined(STM8S207) || defined (STM8S007) || defined(STM8S103) || \ + defined(STM8S003) ||defined(STM8S903) || defined (STM8AF52Ax) || defined (STM8AF62Ax) + case ITC_IRQ_UART1_TX: + case ITC_IRQ_UART1_RX: +#endif /*STM8S208 or STM8S207 or STM8S007 or STM8S103 or STM8S003 or STM8S903 or STM8AF52Ax or STM8AF62Ax */ +#if defined(STM8AF622x) + case ITC_IRQ_UART4_TX: + case ITC_IRQ_UART4_RX: +#endif /*STM8AF622x */ + case ITC_IRQ_I2C: + ITC->ISPR5 &= Mask; + ITC->ISPR5 |= NewPriority; + break; + +#if defined(STM8S105) || defined(STM8S005) || defined(STM8AF626x) + case ITC_IRQ_UART2_TX: + case ITC_IRQ_UART2_RX: +#endif /*STM8S105 or STM8AF626x */ + +#if defined(STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8AF52Ax) || \ + defined(STM8AF62Ax) + case ITC_IRQ_UART3_TX: + case ITC_IRQ_UART3_RX: + case ITC_IRQ_ADC2: +#endif /*STM8S208 or STM8S207 or STM8AF52Ax or STM8AF62Ax */ + +#if defined(STM8S105) || defined(STM8S005) || defined(STM8S103) || defined(STM8S003) || \ + defined(STM8S903) || defined(STM8AF626x) || defined (STM8AF622x) + case ITC_IRQ_ADC1: +#endif /*STM8S105, STM8S005, STM8S103 or STM8S003 or STM8S903 or STM8AF626x or STM8AF622x */ + +#if defined (STM8S903) || defined (STM8AF622x) + case ITC_IRQ_TIM6_OVFTRI: +#else + case ITC_IRQ_TIM4_OVF: +#endif /* STM8S903 or STM8AF622x */ + ITC->ISPR6 &= Mask; + ITC->ISPR6 |= NewPriority; + break; + + case ITC_IRQ_EEPROM_EEC: + ITC->ISPR7 &= Mask; + ITC->ISPR7 |= NewPriority; + break; + + default: + break; + } +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_iwdg.c b/LOCK_STM8_BF/lib/src/stm8s_iwdg.c new file mode 100644 index 0000000..516e8ee --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_iwdg.c @@ -0,0 +1,113 @@ +/** + ******************************************************************************** + * @file stm8s_iwdg.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the IWDG peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_iwdg.h" + +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ + +/** @addtogroup IWDG_Public_Functions + * @{ + */ + +/** + * @brief Enables or disables write access to Prescaler and Reload registers. + * @param IWDG_WriteAccess : New state of write access to Prescaler and Reload + * registers. This parameter can be a value of @ref IWDG_WriteAccess_TypeDef. + * @retval None + */ +void IWDG_WriteAccessCmd(IWDG_WriteAccess_TypeDef IWDG_WriteAccess) +{ + /* Check the parameters */ + assert_param(IS_IWDG_WRITEACCESS_MODE_OK(IWDG_WriteAccess)); + + IWDG->KR = (uint8_t)IWDG_WriteAccess; /* Write Access */ +} + +/** + * @brief Sets IWDG Prescaler value. + * @note Write access should be enabled + * @param IWDG_Prescaler : Specifies the IWDG Prescaler value. + * This parameter can be a value of @ref IWDG_Prescaler_TypeDef. + * @retval None + */ +void IWDG_SetPrescaler(IWDG_Prescaler_TypeDef IWDG_Prescaler) +{ + /* Check the parameters */ + assert_param(IS_IWDG_PRESCALER_OK(IWDG_Prescaler)); + + IWDG->PR = (uint8_t)IWDG_Prescaler; +} + +/** + * @brief Sets IWDG Reload value. + * @note Write access should be enabled + * @param IWDG_Reload : Reload register value. + * This parameter must be a number between 0 and 0xFF. + * @retval None + */ +void IWDG_SetReload(uint8_t IWDG_Reload) +{ + IWDG->RLR = IWDG_Reload; +} + +/** + * @brief Reloads IWDG counter + * @note Write access should be enabled + * @param None + * @retval None + */ +void IWDG_ReloadCounter(void) +{ + IWDG->KR = IWDG_KEY_REFRESH; +} + +/** + * @brief Enables IWDG. + * @param None + * @retval None + */ +void IWDG_Enable(void) +{ + IWDG->KR = IWDG_KEY_ENABLE; +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_rst.c b/LOCK_STM8_BF/lib/src/stm8s_rst.c new file mode 100644 index 0000000..4947a43 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_rst.c @@ -0,0 +1,86 @@ +/** + ****************************************************************************** + * @file stm8s_rst.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the RST peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ + +#include "stm8s_rst.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private Constants ---------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ +/** + * @addtogroup RST_Public_Functions + * @{ + */ + + +/** + * @brief Checks whether the specified RST flag is set or not. + * @param RST_Flag : specify the reset flag to check. + * This parameter can be a value of @ref RST_FLAG_TypeDef. + * @retval FlagStatus: status of the given RST flag. + */ +FlagStatus RST_GetFlagStatus(RST_Flag_TypeDef RST_Flag) +{ + /* Check the parameters */ + assert_param(IS_RST_FLAG_OK(RST_Flag)); + + /* Get flag status */ + return((FlagStatus)(((uint8_t)(RST->SR & RST_Flag) == (uint8_t)0x00) ? RESET : SET)); +} + +/** + * @brief Clears the specified RST flag. + * @param RST_Flag : specify the reset flag to clear. + * This parameter can be a value of @ref RST_FLAG_TypeDef. + * @retval None + */ +void RST_ClearFlag(RST_Flag_TypeDef RST_Flag) +{ + /* Check the parameters */ + assert_param(IS_RST_FLAG_OK(RST_Flag)); + + RST->SR = (uint8_t)RST_Flag; +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_spi.c b/LOCK_STM8_BF/lib/src/stm8s_spi.c new file mode 100644 index 0000000..c004549 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_spi.c @@ -0,0 +1,435 @@ +/** + ****************************************************************************** + * @file stm8s_spi.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the SPI peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_spi.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @addtogroup SPI_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the SPI peripheral registers to their default reset values. + * @param None + * @retval None + */ +void SPI_DeInit(void) +{ + SPI->CR1 = SPI_CR1_RESET_VALUE; + SPI->CR2 = SPI_CR2_RESET_VALUE; + SPI->ICR = SPI_ICR_RESET_VALUE; + SPI->SR = SPI_SR_RESET_VALUE; + SPI->CRCPR = SPI_CRCPR_RESET_VALUE; +} + +/** + * @brief Initializes the SPI according to the specified parameters. + * @param FirstBit : This parameter can be any of the + * @ref SPI_FirstBit_TypeDef enumeration. + * @param BaudRatePrescaler : This parameter can be any of the + * @ref SPI_BaudRatePrescaler_TypeDef enumeration. + * @param Mode : This parameter can be any of the + * @ref SPI_Mode_TypeDef enumeration. + * @param ClockPolarity : This parameter can be any of the + * @ref SPI_ClockPolarity_TypeDef enumeration. + * @param ClockPhase : This parameter can be any of the + * @ref SPI_ClockPhase_TypeDef enumeration. + * @param Data_Direction : This parameter can be any of the + * @ref SPI_DataDirection_TypeDef enumeration. + * @param Slave_Management : This parameter can be any of the + * @ref SPI_NSS_TypeDef enumeration. + * @param CRCPolynomial : Configures the CRC polynomial. + * @retval None + */ +void SPI_Init(SPI_FirstBit_TypeDef FirstBit, SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, SPI_Mode_TypeDef Mode, SPI_ClockPolarity_TypeDef ClockPolarity, SPI_ClockPhase_TypeDef ClockPhase, SPI_DataDirection_TypeDef Data_Direction, SPI_NSS_TypeDef Slave_Management, uint8_t CRCPolynomial) +{ + /* Check structure elements */ + assert_param(IS_SPI_FIRSTBIT_OK(FirstBit)); + assert_param(IS_SPI_BAUDRATE_PRESCALER_OK(BaudRatePrescaler)); + assert_param(IS_SPI_MODE_OK(Mode)); + assert_param(IS_SPI_POLARITY_OK(ClockPolarity)); + assert_param(IS_SPI_PHASE_OK(ClockPhase)); + assert_param(IS_SPI_DATA_DIRECTION_OK(Data_Direction)); + assert_param(IS_SPI_SLAVEMANAGEMENT_OK(Slave_Management)); + assert_param(IS_SPI_CRC_POLYNOMIAL_OK(CRCPolynomial)); + + /* Frame Format, BaudRate, Clock Polarity and Phase configuration */ + SPI->CR1 = (uint8_t)((uint8_t)((uint8_t)FirstBit | BaudRatePrescaler) | + (uint8_t)((uint8_t)ClockPolarity | ClockPhase)); + + /* Data direction configuration: BDM, BDOE and RXONLY bits */ + SPI->CR2 = (uint8_t)((uint8_t)(Data_Direction) | (uint8_t)(Slave_Management)); + + if (Mode == SPI_MODE_MASTER) + { + SPI->CR2 |= (uint8_t)SPI_CR2_SSI; + } + else + { + SPI->CR2 &= (uint8_t)~(SPI_CR2_SSI); + } + + /* Master/Slave mode configuration */ + SPI->CR1 |= (uint8_t)(Mode); + + /* CRC configuration */ + SPI->CRCPR = (uint8_t)CRCPolynomial; +} + +/** + * @brief Enables or disables the SPI peripheral. + * @param NewState New state of the SPI peripheral. + * This parameter can be: ENABLE or DISABLE + * @retval None + */ +void SPI_Cmd(FunctionalState NewState) +{ + /* Check function parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + SPI->CR1 |= SPI_CR1_SPE; /* Enable the SPI peripheral*/ + } + else + { + SPI->CR1 &= (uint8_t)(~SPI_CR1_SPE); /* Disable the SPI peripheral*/ + } +} + +/** + * @brief Enables or disables the specified interrupts. + * @param SPI_IT Specifies the SPI interrupts sources to be enabled or disabled. + * @param NewState: The new state of the specified SPI interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void SPI_ITConfig(SPI_IT_TypeDef SPI_IT, FunctionalState NewState) +{ + uint8_t itpos = 0; + /* Check function parameters */ + assert_param(IS_SPI_CONFIG_IT_OK(SPI_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Get the SPI IT index */ + itpos = (uint8_t)((uint8_t)1 << (uint8_t)((uint8_t)SPI_IT & (uint8_t)0x0F)); + + if (NewState != DISABLE) + { + SPI->ICR |= itpos; /* Enable interrupt*/ + } + else + { + SPI->ICR &= (uint8_t)(~itpos); /* Disable interrupt*/ + } +} + +/** + * @brief Transmits a Data through the SPI peripheral. + * @param Data : Byte to be transmitted. + * @retval None + */ +void SPI_SendData(uint8_t Data) +{ + SPI->DR = Data; /* Write in the DR register the data to be sent*/ +} + +/** + * @brief Returns the most recent received data by the SPI peripheral. + * @param None + * @retval The value of the received data. + */ +uint8_t SPI_ReceiveData(void) +{ + return ((uint8_t)SPI->DR); /* Return the data in the DR register*/ +} + +/** + * @brief Configures internally by software the NSS pin. + * @param NewState Indicates the new state of the SPI Software slave management. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void SPI_NSSInternalSoftwareCmd(FunctionalState NewState) +{ + /* Check function parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + SPI->CR2 |= SPI_CR2_SSI; /* Set NSS pin internally by software*/ + } + else + { + SPI->CR2 &= (uint8_t)(~SPI_CR2_SSI); /* Reset NSS pin internally by software*/ + } +} + +/** + * @brief Enables the transmit of the CRC value. + * @param None + * @retval None + */ +void SPI_TransmitCRC(void) +{ + SPI->CR2 |= SPI_CR2_CRCNEXT; /* Enable the CRC transmission*/ +} + +/** + * @brief Enables or disables the CRC value calculation of the transferred bytes. + * @param NewState Indicates the new state of the SPI CRC value calculation. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void SPI_CalculateCRCCmd(FunctionalState NewState) +{ + /* Check function parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + SPI->CR2 |= SPI_CR2_CRCEN; /* Enable the CRC calculation*/ + } + else + { + SPI->CR2 &= (uint8_t)(~SPI_CR2_CRCEN); /* Disable the CRC calculation*/ + } +} + +/** + * @brief Returns the transmit or the receive CRC register value. + * @param SPI_CRC Specifies the CRC register to be read. + * @retval The selected CRC register value. + */ +uint8_t SPI_GetCRC(SPI_CRC_TypeDef SPI_CRC) +{ + uint8_t crcreg = 0; + + /* Check function parameters */ + assert_param(IS_SPI_CRC_OK(SPI_CRC)); + + if (SPI_CRC != SPI_CRC_RX) + { + crcreg = SPI->TXCRCR; /* Get the Tx CRC register*/ + } + else + { + crcreg = SPI->RXCRCR; /* Get the Rx CRC register*/ + } + + /* Return the selected CRC register status*/ + return crcreg; +} + +/** + * @brief Reset the Rx CRCR and Tx CRCR registers. + * @param None + * @retval None + */ +void SPI_ResetCRC(void) +{ + /* Rx CRCR & Tx CRCR registers are reset when CRCEN (hardware calculation) + bit in SPI_CR2 is written to 1 (enable) */ + SPI_CalculateCRCCmd(ENABLE); + + /* Previous function disable the SPI */ + SPI_Cmd(ENABLE); +} + +/** + * @brief Returns the CRC Polynomial register value. + * @param None + * @retval The CRC Polynomial register value. + */ +uint8_t SPI_GetCRCPolynomial(void) +{ + return SPI->CRCPR; /* Return the CRC polynomial register */ +} + +/** + * @brief Selects the data transfer direction in bi-directional mode. + * @param SPI_Direction Specifies the data transfer direction in bi-directional mode. + * @retval None + */ +void SPI_BiDirectionalLineConfig(SPI_Direction_TypeDef SPI_Direction) +{ + /* Check function parameters */ + assert_param(IS_SPI_DIRECTION_OK(SPI_Direction)); + + if (SPI_Direction != SPI_DIRECTION_RX) + { + SPI->CR2 |= SPI_CR2_BDOE; /* Set the Tx only mode*/ + } + else + { + SPI->CR2 &= (uint8_t)(~SPI_CR2_BDOE); /* Set the Rx only mode*/ + } +} + +/** + * @brief Checks whether the specified SPI flag is set or not. + * @param SPI_FLAG : Specifies the flag to check. + * This parameter can be any of the @ref SPI_FLAG_TypeDef enumeration. + * @retval FlagStatus : Indicates the state of SPI_FLAG. + * This parameter can be any of the @ref FlagStatus enumeration. + */ + +FlagStatus SPI_GetFlagStatus(SPI_Flag_TypeDef SPI_FLAG) +{ + FlagStatus status = RESET; + /* Check parameters */ + assert_param(IS_SPI_FLAGS_OK(SPI_FLAG)); + + /* Check the status of the specified SPI flag */ + if ((SPI->SR & (uint8_t)SPI_FLAG) != (uint8_t)RESET) + { + status = SET; /* SPI_FLAG is set */ + } + else + { + status = RESET; /* SPI_FLAG is reset*/ + } + + /* Return the SPI_FLAG status */ + return status; +} + +/** + * @brief Clears the SPI flags. + * @param SPI_FLAG : Specifies the flag to clear. + * This parameter can be one of the following values: + * - SPI_FLAG_CRCERR + * - SPI_FLAG_WKUP + * @note - OVR (OverRun Error) interrupt pending bit is cleared by software + * sequence: + * a read operation to SPI_DR register (SPI_ReceiveData()) followed by + * a read operation to SPI_SR register (SPI_GetFlagStatus()). + * - MODF (Mode Fault) interrupt pending bit is cleared by software sequence: + * a read/write operation to SPI_SR register (SPI_GetFlagStatus()) followed by + * a write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI). + * @retval None + */ +void SPI_ClearFlag(SPI_Flag_TypeDef SPI_FLAG) +{ + assert_param(IS_SPI_CLEAR_FLAGS_OK(SPI_FLAG)); + /* Clear the flag bit */ + SPI->SR = (uint8_t)(~SPI_FLAG); +} + +/** + * @brief Checks whether the specified interrupt has occurred or not. + * @param SPI_IT: Specifies the SPI interrupt pending bit to check. + * This parameter can be one of the following values: + * - SPI_IT_CRCERR + * - SPI_IT_WKUP + * - SPI_IT_OVR + * - SPI_IT_MODF + * - SPI_IT_RXNE + * - SPI_IT_TXE + * @retval ITStatus : Indicates the state of the SPI_IT. + * This parameter can be any of the @ref ITStatus enumeration. + */ +ITStatus SPI_GetITStatus(SPI_IT_TypeDef SPI_IT) +{ + ITStatus pendingbitstatus = RESET; + uint8_t itpos = 0; + uint8_t itmask1 = 0; + uint8_t itmask2 = 0; + uint8_t enablestatus = 0; + assert_param(IS_SPI_GET_IT_OK(SPI_IT)); + /* Get the SPI IT index */ + itpos = (uint8_t)((uint8_t)1 << ((uint8_t)SPI_IT & (uint8_t)0x0F)); + + /* Get the SPI IT mask */ + itmask1 = (uint8_t)((uint8_t)SPI_IT >> (uint8_t)4); + /* Set the IT mask */ + itmask2 = (uint8_t)((uint8_t)1 << itmask1); + /* Get the SPI_ITPENDINGBIT enable bit status */ + enablestatus = (uint8_t)((uint8_t)SPI->SR & itmask2); + /* Check the status of the specified SPI interrupt */ + if (((SPI->ICR & itpos) != RESET) && enablestatus) + { + /* SPI_ITPENDINGBIT is set */ + pendingbitstatus = SET; + } + else + { + /* SPI_ITPENDINGBIT is reset */ + pendingbitstatus = RESET; + } + /* Return the SPI_ITPENDINGBIT status */ + return pendingbitstatus; +} + +/** + * @brief Clears the interrupt pending bits. + * @param SPI_IT: Specifies the interrupt pending bit to clear. + * This parameter can be one of the following values: + * - SPI_IT_CRCERR + * - SPI_IT_WKUP + * @note - OVR (OverRun Error) interrupt pending bit is cleared by software sequence: + * a read operation to SPI_DR register (SPI_ReceiveData()) followed by + * a read operation to SPI_SR register (SPI_GetITStatus()). + * - MODF (Mode Fault) interrupt pending bit is cleared by software sequence: + * a read/write operation to SPI_SR register (SPI_GetITStatus()) followed by + * a write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI). + * @retval None + */ +void SPI_ClearITPendingBit(SPI_IT_TypeDef SPI_IT) +{ + uint8_t itpos = 0; + assert_param(IS_SPI_CLEAR_IT_OK(SPI_IT)); + + /* Clear SPI_IT_CRCERR or SPI_IT_WKUP interrupt pending bits */ + + /* Get the SPI pending bit index */ + itpos = (uint8_t)((uint8_t)1 << (uint8_t)((uint8_t)(SPI_IT & (uint8_t)0xF0) >> 4)); + /* Clear the pending bit */ + SPI->SR = (uint8_t)(~itpos); + +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_tim1.c b/LOCK_STM8_BF/lib/src/stm8s_tim1.c new file mode 100644 index 0000000..86826e0 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_tim1.c @@ -0,0 +1,2329 @@ +/** + ****************************************************************************** + * @file stm8s_tim1.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the TIM1 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_tim1.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void TI1_Config(uint8_t TIM1_ICPolarity, uint8_t TIM1_ICSelection, + uint8_t TIM1_ICFilter); +static void TI2_Config(uint8_t TIM1_ICPolarity, uint8_t TIM1_ICSelection, + uint8_t TIM1_ICFilter); +static void TI3_Config(uint8_t TIM1_ICPolarity, uint8_t TIM1_ICSelection, + uint8_t TIM1_ICFilter); +static void TI4_Config(uint8_t TIM1_ICPolarity, uint8_t TIM1_ICSelection, + uint8_t TIM1_ICFilter); + +/** + * @addtogroup TIM1_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the TIM1 peripheral registers to their default reset values. + * @param None + * @retval None + */ +void TIM1_DeInit(void) +{ + TIM1->CR1 = TIM1_CR1_RESET_VALUE; + TIM1->CR2 = TIM1_CR2_RESET_VALUE; + TIM1->SMCR = TIM1_SMCR_RESET_VALUE; + TIM1->ETR = TIM1_ETR_RESET_VALUE; + TIM1->IER = TIM1_IER_RESET_VALUE; + TIM1->SR2 = TIM1_SR2_RESET_VALUE; + /* Disable channels */ + TIM1->CCER1 = TIM1_CCER1_RESET_VALUE; + TIM1->CCER2 = TIM1_CCER2_RESET_VALUE; + /* Configure channels as inputs: it is necessary if lock level is equal to 2 or 3 */ + TIM1->CCMR1 = 0x01; + TIM1->CCMR2 = 0x01; + TIM1->CCMR3 = 0x01; + TIM1->CCMR4 = 0x01; + /* Then reset channel registers: it also works if lock level is equal to 2 or 3 */ + TIM1->CCER1 = TIM1_CCER1_RESET_VALUE; + TIM1->CCER2 = TIM1_CCER2_RESET_VALUE; + TIM1->CCMR1 = TIM1_CCMR1_RESET_VALUE; + TIM1->CCMR2 = TIM1_CCMR2_RESET_VALUE; + TIM1->CCMR3 = TIM1_CCMR3_RESET_VALUE; + TIM1->CCMR4 = TIM1_CCMR4_RESET_VALUE; + TIM1->CNTRH = TIM1_CNTRH_RESET_VALUE; + TIM1->CNTRL = TIM1_CNTRL_RESET_VALUE; + TIM1->PSCRH = TIM1_PSCRH_RESET_VALUE; + TIM1->PSCRL = TIM1_PSCRL_RESET_VALUE; + TIM1->ARRH = TIM1_ARRH_RESET_VALUE; + TIM1->ARRL = TIM1_ARRL_RESET_VALUE; + TIM1->CCR1H = TIM1_CCR1H_RESET_VALUE; + TIM1->CCR1L = TIM1_CCR1L_RESET_VALUE; + TIM1->CCR2H = TIM1_CCR2H_RESET_VALUE; + TIM1->CCR2L = TIM1_CCR2L_RESET_VALUE; + TIM1->CCR3H = TIM1_CCR3H_RESET_VALUE; + TIM1->CCR3L = TIM1_CCR3L_RESET_VALUE; + TIM1->CCR4H = TIM1_CCR4H_RESET_VALUE; + TIM1->CCR4L = TIM1_CCR4L_RESET_VALUE; + TIM1->OISR = TIM1_OISR_RESET_VALUE; + TIM1->EGR = 0x01; /* TIM1_EGR_UG */ + TIM1->DTR = TIM1_DTR_RESET_VALUE; + TIM1->BKR = TIM1_BKR_RESET_VALUE; + TIM1->RCR = TIM1_RCR_RESET_VALUE; + TIM1->SR1 = TIM1_SR1_RESET_VALUE; +} + +/** + * @brief Initializes the TIM1 Time Base Unit according to the specified parameters. + * @param TIM1_Prescaler specifies the Prescaler value. + * @param TIM1_CounterMode specifies the counter mode from @ref TIM1_CounterMode_TypeDef . + * @param TIM1_Period specifies the Period value. + * @param TIM1_RepetitionCounter specifies the Repetition counter value + * @retval None + */ +void TIM1_TimeBaseInit(uint16_t TIM1_Prescaler, + TIM1_CounterMode_TypeDef TIM1_CounterMode, + uint16_t TIM1_Period, + uint8_t TIM1_RepetitionCounter) +{ + /* Check parameters */ + assert_param(IS_TIM1_COUNTER_MODE_OK(TIM1_CounterMode)); + + /* Set the Autoreload value */ + TIM1->ARRH = (uint8_t)(TIM1_Period >> 8); + TIM1->ARRL = (uint8_t)(TIM1_Period); + + /* Set the Prescaler value */ + TIM1->PSCRH = (uint8_t)(TIM1_Prescaler >> 8); + TIM1->PSCRL = (uint8_t)(TIM1_Prescaler); + + /* Select the Counter Mode */ + TIM1->CR1 = (uint8_t)((uint8_t)(TIM1->CR1 & (uint8_t)(~(TIM1_CR1_CMS | TIM1_CR1_DIR))) + | (uint8_t)(TIM1_CounterMode)); + + /* Set the Repetition Counter value */ + TIM1->RCR = TIM1_RepetitionCounter; +} + +/** + * @brief Initializes the TIM1 Channel1 according to the specified parameters. + * @param TIM1_OCMode specifies the Output Compare mode from + * @ref TIM1_OCMode_TypeDef. + * @param TIM1_OutputState specifies the Output State from + * @ref TIM1_OutputState_TypeDef. + * @param TIM1_OutputNState specifies the Complementary Output State + * from @ref TIM1_OutputNState_TypeDef. + * @param TIM1_Pulse specifies the Pulse width value. + * @param TIM1_OCPolarity specifies the Output Compare Polarity from + * @ref TIM1_OCPolarity_TypeDef. + * @param TIM1_OCNPolarity specifies the Complementary Output Compare Polarity + * from @ref TIM1_OCNPolarity_TypeDef. + * @param TIM1_OCIdleState specifies the Output Compare Idle State from + * @ref TIM1_OCIdleState_TypeDef. + * @param TIM1_OCNIdleState specifies the Complementary Output Compare Idle + * State from @ref TIM1_OCIdleState_TypeDef. + * @retval None + */ +void TIM1_OC1Init(TIM1_OCMode_TypeDef TIM1_OCMode, + TIM1_OutputState_TypeDef TIM1_OutputState, + TIM1_OutputNState_TypeDef TIM1_OutputNState, + uint16_t TIM1_Pulse, + TIM1_OCPolarity_TypeDef TIM1_OCPolarity, + TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity, + TIM1_OCIdleState_TypeDef TIM1_OCIdleState, + TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode)); + assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState)); + assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState)); + assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity)); + assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity)); + assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState)); + assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState)); + + /* Disable the Channel 1: Reset the CCE Bit, Set the Output State , + the Output N State, the Output Polarity & the Output N Polarity*/ + TIM1->CCER1 &= (uint8_t)(~( TIM1_CCER1_CC1E | TIM1_CCER1_CC1NE + | TIM1_CCER1_CC1P | TIM1_CCER1_CC1NP)); + /* Set the Output State & Set the Output N State & Set the Output Polarity & + Set the Output N Polarity */ + TIM1->CCER1 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER1_CC1E) + | (uint8_t)(TIM1_OutputNState & TIM1_CCER1_CC1NE)) + | (uint8_t)( (uint8_t)(TIM1_OCPolarity & TIM1_CCER1_CC1P) + | (uint8_t)(TIM1_OCNPolarity & TIM1_CCER1_CC1NP))); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM)) | + (uint8_t)TIM1_OCMode); + + /* Reset the Output Idle state & the Output N Idle state bits */ + TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS1 | TIM1_OISR_OIS1N)); + /* Set the Output Idle state & the Output N Idle state configuration */ + TIM1->OISR |= (uint8_t)((uint8_t)( TIM1_OCIdleState & TIM1_OISR_OIS1 ) | + (uint8_t)( TIM1_OCNIdleState & TIM1_OISR_OIS1N )); + + /* Set the Pulse value */ + TIM1->CCR1H = (uint8_t)(TIM1_Pulse >> 8); + TIM1->CCR1L = (uint8_t)(TIM1_Pulse); +} + +/** + * @brief Initializes the TIM1 Channel2 according to the specified parameters. + * @param TIM1_OCMode specifies the Output Compare mode from + * @ref TIM1_OCMode_TypeDef. + * @param TIM1_OutputState specifies the Output State from + * @ref TIM1_OutputState_TypeDef. + * @param TIM1_OutputNState specifies the Complementary Output State from + * @ref TIM1_OutputNState_TypeDef. + * @param TIM1_Pulse specifies the Pulse width value. + * @param TIM1_OCPolarity specifies the Output Compare Polarity from + * @ref TIM1_OCPolarity_TypeDef. + * @param TIM1_OCNPolarity specifies the Complementary Output Compare Polarity + * from @ref TIM1_OCNPolarity_TypeDef. + * @param TIM1_OCIdleState specifies the Output Compare Idle State from + * @ref TIM1_OCIdleState_TypeDef. + * @param TIM1_OCNIdleState specifies the Complementary Output Compare Idle + * State from @ref TIM1_OCIdleState_TypeDef. + * @retval None + */ +void TIM1_OC2Init(TIM1_OCMode_TypeDef TIM1_OCMode, + TIM1_OutputState_TypeDef TIM1_OutputState, + TIM1_OutputNState_TypeDef TIM1_OutputNState, + uint16_t TIM1_Pulse, + TIM1_OCPolarity_TypeDef TIM1_OCPolarity, + TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity, + TIM1_OCIdleState_TypeDef TIM1_OCIdleState, + TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode)); + assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState)); + assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState)); + assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity)); + assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity)); + assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState)); + assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState)); + + /* Disable the Channel 1: Reset the CCE Bit, Set the Output State , + the Output N State, the Output Polarity & the Output N Polarity*/ + TIM1->CCER1 &= (uint8_t)(~( TIM1_CCER1_CC2E | TIM1_CCER1_CC2NE | + TIM1_CCER1_CC2P | TIM1_CCER1_CC2NP)); + + /* Set the Output State & Set the Output N State & Set the Output Polarity & + Set the Output N Polarity */ + TIM1->CCER1 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER1_CC2E ) | + (uint8_t)(TIM1_OutputNState & TIM1_CCER1_CC2NE )) | + (uint8_t)((uint8_t)(TIM1_OCPolarity & TIM1_CCER1_CC2P ) | + (uint8_t)(TIM1_OCNPolarity & TIM1_CCER1_CC2NP ))); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM)) | + (uint8_t)TIM1_OCMode); + + /* Reset the Output Idle state & the Output N Idle state bits */ + TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS2 | TIM1_OISR_OIS2N)); + /* Set the Output Idle state & the Output N Idle state configuration */ + TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS2 & TIM1_OCIdleState) | + (uint8_t)(TIM1_OISR_OIS2N & TIM1_OCNIdleState)); + + /* Set the Pulse value */ + TIM1->CCR2H = (uint8_t)(TIM1_Pulse >> 8); + TIM1->CCR2L = (uint8_t)(TIM1_Pulse); +} + +/** + * @brief Initializes the TIM1 Channel3 according to the specified parameters. + * @param TIM1_OCMode specifies the Output Compare mode from + * @ref TIM1_OCMode_TypeDef. + * @param TIM1_OutputState specifies the Output State + * from @ref TIM1_OutputState_TypeDef. + * @param TIM1_OutputNState specifies the Complementary Output State + * from @ref TIM1_OutputNState_TypeDef. + * @param TIM1_Pulse specifies the Pulse width value. + * @param TIM1_OCPolarity specifies the Output Compare Polarity from + * @ref TIM1_OCPolarity_TypeDef. + * @param TIM1_OCNPolarity specifies the Complementary Output Compare + * Polarity from @ref TIM1_OCNPolarity_TypeDef. + * @param TIM1_OCIdleState specifies the Output Compare Idle State + * from @ref TIM1_OCIdleState_TypeDef. + * @param TIM1_OCNIdleState specifies the Complementary Output Compare + * Idle State from @ref TIM1_OCIdleState_TypeDef. + * @retval None + */ +void TIM1_OC3Init(TIM1_OCMode_TypeDef TIM1_OCMode, + TIM1_OutputState_TypeDef TIM1_OutputState, + TIM1_OutputNState_TypeDef TIM1_OutputNState, + uint16_t TIM1_Pulse, + TIM1_OCPolarity_TypeDef TIM1_OCPolarity, + TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity, + TIM1_OCIdleState_TypeDef TIM1_OCIdleState, + TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode)); + assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState)); + assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState)); + assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity)); + assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity)); + assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState)); + assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState)); + + /* Disable the Channel 1: Reset the CCE Bit, Set the Output State , + the Output N State, the Output Polarity & the Output N Polarity*/ + TIM1->CCER2 &= (uint8_t)(~( TIM1_CCER2_CC3E | TIM1_CCER2_CC3NE | + TIM1_CCER2_CC3P | TIM1_CCER2_CC3NP)); + /* Set the Output State & Set the Output N State & Set the Output Polarity & + Set the Output N Polarity */ + TIM1->CCER2 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER2_CC3E ) | + (uint8_t)(TIM1_OutputNState & TIM1_CCER2_CC3NE )) | + (uint8_t)((uint8_t)(TIM1_OCPolarity & TIM1_CCER2_CC3P ) | + (uint8_t)(TIM1_OCNPolarity & TIM1_CCER2_CC3NP ))); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) | + (uint8_t)TIM1_OCMode); + + /* Reset the Output Idle state & the Output N Idle state bits */ + TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS3 | TIM1_OISR_OIS3N)); + /* Set the Output Idle state & the Output N Idle state configuration */ + TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS3 & TIM1_OCIdleState) | + (uint8_t)(TIM1_OISR_OIS3N & TIM1_OCNIdleState)); + + /* Set the Pulse value */ + TIM1->CCR3H = (uint8_t)(TIM1_Pulse >> 8); + TIM1->CCR3L = (uint8_t)(TIM1_Pulse); +} + +/** + * @brief Initializes the TIM1 Channel4 according to the specified parameters. + * @param TIM1_OCMode specifies the Output Compare mode from + * @ref TIM1_OCMode_TypeDef. + * @param TIM1_OutputState specifies the Output State + * from @ref TIM1_OutputState_TypeDef. + * @param TIM1_Pulse specifies the Pulse width value. + * @param TIM1_OCPolarity specifies the Output Compare Polarity + * from @ref TIM1_OCPolarity_TypeDef. + * @param TIM1_OCIdleState specifies the Output Compare Idle State + * from @ref TIM1_OCIdleState_TypeDef. + * @retval None + */ +void TIM1_OC4Init(TIM1_OCMode_TypeDef TIM1_OCMode, + TIM1_OutputState_TypeDef TIM1_OutputState, + uint16_t TIM1_Pulse, + TIM1_OCPolarity_TypeDef TIM1_OCPolarity, + TIM1_OCIdleState_TypeDef TIM1_OCIdleState) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode)); + assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState)); + assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity)); + assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState)); + + /* Disable the Channel 4: Reset the CCE Bit */ + TIM1->CCER2 &= (uint8_t)(~(TIM1_CCER2_CC4E | TIM1_CCER2_CC4P)); + /* Set the Output State & the Output Polarity */ + TIM1->CCER2 |= (uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER2_CC4E ) | + (uint8_t)(TIM1_OCPolarity & TIM1_CCER2_CC4P )); + + /* Reset the Output Compare Bit and Set the Output Compare Mode */ + TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) | + TIM1_OCMode); + + /* Set the Output Idle state */ + if (TIM1_OCIdleState != TIM1_OCIDLESTATE_RESET) + { + TIM1->OISR |= (uint8_t)(~TIM1_CCER2_CC4P); + } + else + { + TIM1->OISR &= (uint8_t)(~TIM1_OISR_OIS4); + } + + /* Set the Pulse value */ + TIM1->CCR4H = (uint8_t)(TIM1_Pulse >> 8); + TIM1->CCR4L = (uint8_t)(TIM1_Pulse); +} + +/** + * @brief Configures the Break feature, dead time, Lock level, the OSSI, + * and the AOE(automatic output enable). + * @param TIM1_OSSIState specifies the OSSIS State from @ref TIM1_OSSIState_TypeDef. + * @param TIM1_LockLevel specifies the lock level from @ref TIM1_LockLevel_TypeDef. + * @param TIM1_DeadTime specifies the dead time value. + * @param TIM1_Break specifies the Break state @ref TIM1_BreakState_TypeDef. + * @param TIM1_BreakPolarity specifies the Break polarity from + * @ref TIM1_BreakPolarity_TypeDef. + * @param TIM1_AutomaticOutput specifies the Automatic Output configuration + * from @ref TIM1_AutomaticOutput_TypeDef. + * @retval None + */ +void TIM1_BDTRConfig(TIM1_OSSIState_TypeDef TIM1_OSSIState, + TIM1_LockLevel_TypeDef TIM1_LockLevel, + uint8_t TIM1_DeadTime, + TIM1_BreakState_TypeDef TIM1_Break, + TIM1_BreakPolarity_TypeDef TIM1_BreakPolarity, + TIM1_AutomaticOutput_TypeDef TIM1_AutomaticOutput) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OSSI_STATE_OK(TIM1_OSSIState)); + assert_param(IS_TIM1_LOCK_LEVEL_OK(TIM1_LockLevel)); + assert_param(IS_TIM1_BREAK_STATE_OK(TIM1_Break)); + assert_param(IS_TIM1_BREAK_POLARITY_OK(TIM1_BreakPolarity)); + assert_param(IS_TIM1_AUTOMATIC_OUTPUT_STATE_OK(TIM1_AutomaticOutput)); + + TIM1->DTR = (uint8_t)(TIM1_DeadTime); + /* Set the Lock level, the Break enable Bit and the Polarity, the OSSI State, + the dead time value and the Automatic Output Enable Bit */ + + TIM1->BKR = (uint8_t)((uint8_t)(TIM1_OSSIState | (uint8_t)TIM1_LockLevel) | + (uint8_t)((uint8_t)(TIM1_Break | (uint8_t)TIM1_BreakPolarity) | + (uint8_t)TIM1_AutomaticOutput)); +} + +/** + * @brief Initializes the TIM1 peripheral according to the specified parameters. + * @param TIM1_Channel specifies the input capture channel from TIM1_Channel_TypeDef. + * @param TIM1_ICPolarity specifies the Input capture polarity from + * TIM1_ICPolarity_TypeDef . + * @param TIM1_ICSelection specifies the Input capture source selection from + * TIM1_ICSelection_TypeDef. + * @param TIM1_ICPrescaler specifies the Input capture Prescaler from + * TIM1_ICPSC_TypeDef. + * @param TIM1_ICFilter specifies the Input capture filter value. + * @retval None + */ +void TIM1_ICInit(TIM1_Channel_TypeDef TIM1_Channel, + TIM1_ICPolarity_TypeDef TIM1_ICPolarity, + TIM1_ICSelection_TypeDef TIM1_ICSelection, + TIM1_ICPSC_TypeDef TIM1_ICPrescaler, + uint8_t TIM1_ICFilter) +{ + /* Check the parameters */ + assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel)); + assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity)); + assert_param(IS_TIM1_IC_SELECTION_OK(TIM1_ICSelection)); + assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_ICPrescaler)); + assert_param(IS_TIM1_IC_FILTER_OK(TIM1_ICFilter)); + + if (TIM1_Channel == TIM1_CHANNEL_1) + { + /* TI1 Configuration */ + TI1_Config((uint8_t)TIM1_ICPolarity, + (uint8_t)TIM1_ICSelection, + (uint8_t)TIM1_ICFilter); + /* Set the Input Capture Prescaler value */ + TIM1_SetIC1Prescaler(TIM1_ICPrescaler); + } + else if (TIM1_Channel == TIM1_CHANNEL_2) + { + /* TI2 Configuration */ + TI2_Config((uint8_t)TIM1_ICPolarity, + (uint8_t)TIM1_ICSelection, + (uint8_t)TIM1_ICFilter); + /* Set the Input Capture Prescaler value */ + TIM1_SetIC2Prescaler(TIM1_ICPrescaler); + } + else if (TIM1_Channel == TIM1_CHANNEL_3) + { + /* TI3 Configuration */ + TI3_Config((uint8_t)TIM1_ICPolarity, + (uint8_t)TIM1_ICSelection, + (uint8_t)TIM1_ICFilter); + /* Set the Input Capture Prescaler value */ + TIM1_SetIC3Prescaler(TIM1_ICPrescaler); + } + else + { + /* TI4 Configuration */ + TI4_Config((uint8_t)TIM1_ICPolarity, + (uint8_t)TIM1_ICSelection, + (uint8_t)TIM1_ICFilter); + /* Set the Input Capture Prescaler value */ + TIM1_SetIC4Prescaler(TIM1_ICPrescaler); + } +} + +/** + * @brief Configures the TIM1 peripheral in PWM Input Mode according to the + * specified parameters. + * @param TIM1_Channel specifies the input capture channel from + * @ref TIM1_Channel_TypeDef. + * @param TIM1_ICPolarity specifies the Input capture polarity from + * @ref TIM1_ICPolarity_TypeDef . + * @param TIM1_ICSelection specifies the Input capture source selection from + * @ref TIM1_ICSelection_TypeDef. + * @param TIM1_ICPrescaler specifies the Input capture Prescaler from + * @ref TIM1_ICPSC_TypeDef. + * @param TIM1_ICFilter specifies the Input capture filter value. + * @retval None + */ +void TIM1_PWMIConfig(TIM1_Channel_TypeDef TIM1_Channel, + TIM1_ICPolarity_TypeDef TIM1_ICPolarity, + TIM1_ICSelection_TypeDef TIM1_ICSelection, + TIM1_ICPSC_TypeDef TIM1_ICPrescaler, + uint8_t TIM1_ICFilter) +{ + uint8_t icpolarity = TIM1_ICPOLARITY_RISING; + uint8_t icselection = TIM1_ICSELECTION_DIRECTTI; + + /* Check the parameters */ + assert_param(IS_TIM1_PWMI_CHANNEL_OK(TIM1_Channel)); + assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity)); + assert_param(IS_TIM1_IC_SELECTION_OK(TIM1_ICSelection)); + assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_ICPrescaler)); + + /* Select the Opposite Input Polarity */ + if (TIM1_ICPolarity != TIM1_ICPOLARITY_FALLING) + { + icpolarity = TIM1_ICPOLARITY_FALLING; + } + else + { + icpolarity = TIM1_ICPOLARITY_RISING; + } + + /* Select the Opposite Input */ + if (TIM1_ICSelection == TIM1_ICSELECTION_DIRECTTI) + { + icselection = TIM1_ICSELECTION_INDIRECTTI; + } + else + { + icselection = TIM1_ICSELECTION_DIRECTTI; + } + + if (TIM1_Channel == TIM1_CHANNEL_1) + { + /* TI1 Configuration */ + TI1_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSelection, + (uint8_t)TIM1_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM1_SetIC1Prescaler(TIM1_ICPrescaler); + + /* TI2 Configuration */ + TI2_Config(icpolarity, icselection, TIM1_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM1_SetIC2Prescaler(TIM1_ICPrescaler); + } + else + { + /* TI2 Configuration */ + TI2_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSelection, + (uint8_t)TIM1_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM1_SetIC2Prescaler(TIM1_ICPrescaler); + + /* TI1 Configuration */ + TI1_Config(icpolarity, icselection, TIM1_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM1_SetIC1Prescaler(TIM1_ICPrescaler); + } +} + +/** + * @brief Enables or disables the TIM1 peripheral. + * @param NewState new state of the TIM1 peripheral. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_Cmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* set or Reset the CEN Bit */ + if (NewState != DISABLE) + { + TIM1->CR1 |= TIM1_CR1_CEN; + } + else + { + TIM1->CR1 &= (uint8_t)(~TIM1_CR1_CEN); + } +} + +/** + * @brief Enables or disables the TIM1 peripheral Main Outputs. + * @param NewState new state of the TIM1 peripheral. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_CtrlPWMOutputs(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the MOE Bit */ + + if (NewState != DISABLE) + { + TIM1->BKR |= TIM1_BKR_MOE; + } + else + { + TIM1->BKR &= (uint8_t)(~TIM1_BKR_MOE); + } +} + +/** + * @brief Enables or disables the specified TIM1 interrupts. + * @param NewState new state of the TIM1 peripheral. + * This parameter can be: ENABLE or DISABLE. + * @param TIM1_IT specifies the TIM1 interrupts sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * - TIM1_IT_UPDATE: TIM1 update Interrupt source + * - TIM1_IT_CC1: TIM1 Capture Compare 1 Interrupt source + * - TIM1_IT_CC2: TIM1 Capture Compare 2 Interrupt source + * - TIM1_IT_CC3: TIM1 Capture Compare 3 Interrupt source + * - TIM1_IT_CC4: TIM1 Capture Compare 4 Interrupt source + * - TIM1_IT_CCUpdate: TIM1 Capture Compare Update Interrupt source + * - TIM1_IT_TRIGGER: TIM1 Trigger Interrupt source + * - TIM1_IT_BREAK: TIM1 Break Interrupt source + * @param NewState new state of the TIM1 peripheral. + * @retval None + */ +void TIM1_ITConfig(TIM1_IT_TypeDef TIM1_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM1_IT_OK(TIM1_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Interrupt sources */ + TIM1->IER |= (uint8_t)TIM1_IT; + } + else + { + /* Disable the Interrupt sources */ + TIM1->IER &= (uint8_t)(~(uint8_t)TIM1_IT); + } +} + +/** + * @brief Configures the TIM1 internal Clock. + * @param None + * @retval None + */ +void TIM1_InternalClockConfig(void) +{ + /* Disable slave mode to clock the prescaler directly with the internal clock */ + TIM1->SMCR &= (uint8_t)(~TIM1_SMCR_SMS); +} + +/** + * @brief Configures the TIM1 External clock Mode1. + * @param TIM1_ExtTRGPrescaler specifies the external Trigger Prescaler. + * This parameter can be one of the following values: + * - TIM1_EXTTRGPSC_OFF + * - TIM1_EXTTRGPSC_DIV2 + * - TIM1_EXTTRGPSC_DIV4 + * - TIM1_EXTTRGPSC_DIV8. + * @param TIM1_ExtTRGPolarity specifies the external Trigger Polarity. + * This parameter can be one of the following values: + * - TIM1_EXTTRGPOLARITY_INVERTED + * - TIM1_EXTTRGPOLARITY_NONINVERTED + * @param ExtTRGFilter specifies the External Trigger Filter. + * This parameter must be a value between 0x00 and 0x0F + * @retval None + */ +void TIM1_ETRClockMode1Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler, + TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity, + uint8_t ExtTRGFilter) +{ + /* Check the parameters */ + assert_param(IS_TIM1_EXT_PRESCALER_OK(TIM1_ExtTRGPrescaler)); + assert_param(IS_TIM1_EXT_POLARITY_OK(TIM1_ExtTRGPolarity)); + + /* Configure the ETR Clock source */ + TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter); + + /* Select the External clock mode1 & Select the Trigger selection : ETRF */ + TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~(uint8_t)(TIM1_SMCR_SMS | TIM1_SMCR_TS ))) + | (uint8_t)((uint8_t)TIM1_SLAVEMODE_EXTERNAL1 | TIM1_TS_ETRF )); +} + +/** + * @brief Configures the TIM1 External clock Mode2. + * @param TIM1_ExtTRGPrescaler specifies the external Trigger Prescaler. + * This parameter can be one of the following values: + * - TIM1_EXTTRGPSC_OFF + * - TIM1_EXTTRGPSC_DIV2 + * - TIM1_EXTTRGPSC_DIV4 + * - TIM1_EXTTRGPSC_DIV8. + * @param TIM1_ExtTRGPolarity specifies the external Trigger Polarity. + * This parameter can be one of the following values: + * - TIM1_EXTTRGPOLARITY_INVERTED + * - TIM1_EXTTRGPOLARITY_NONINVERTED + * @param ExtTRGFilter specifies the External Trigger Filter. + * This parameter must be a value between 0x00 and 0x0F + * @retval None + */ +void TIM1_ETRClockMode2Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler, + TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity, + uint8_t ExtTRGFilter) +{ + /* Check the parameters */ + assert_param(IS_TIM1_EXT_PRESCALER_OK(TIM1_ExtTRGPrescaler)); + assert_param(IS_TIM1_EXT_POLARITY_OK(TIM1_ExtTRGPolarity)); + + /* Configure the ETR Clock source */ + TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter); + + /* Enable the External clock mode2 */ + TIM1->ETR |= TIM1_ETR_ECE; +} + +/** + * @brief Configures the TIM1 External Trigger. + * @param TIM1_ExtTRGPrescaler specifies the external Trigger Prescaler. + * This parameter can be one of the following values: + * - TIM1_EXTTRGPSC_OFF + * - TIM1_EXTTRGPSC_DIV2 + * - TIM1_EXTTRGPSC_DIV4 + * - TIM1_EXTTRGPSC_DIV8. + * @param TIM1_ExtTRGPolarity specifies the external Trigger Polarity. + * This parameter can be one of the following values: + * - TIM1_EXTTRGPOLARITY_INVERTED + * - TIM1_EXTTRGPOLARITY_NONINVERTED + * @param ExtTRGFilter specifies the External Trigger Filter. + * This parameter must be a value between 0x00 and 0x0F + * @retval None + */ +void TIM1_ETRConfig(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler, + TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity, + uint8_t ExtTRGFilter) +{ + /* Check the parameters */ + assert_param(IS_TIM1_EXT_TRG_FILTER_OK(ExtTRGFilter)); + /* Set the Prescaler, the Filter value and the Polarity */ + TIM1->ETR |= (uint8_t)((uint8_t)(TIM1_ExtTRGPrescaler | (uint8_t)TIM1_ExtTRGPolarity )| + (uint8_t)ExtTRGFilter ); +} + +/** + * @brief Configures the TIM1 Trigger as External Clock. + * @param TIM1_TIxExternalCLKSource specifies Trigger source. + * This parameter can be one of the following values: + * - TIM1_TIXEXTERNALCLK1SOURCE_TI1: TI1 Edge Detector + * - TIM1_TIXEXTERNALCLK1SOURCE_TI2: Filtered TIM1 Input 1 + * - TIM1_TIXEXTERNALCLK1SOURCE_TI1ED: Filtered TIM1 Input 2 + * @param TIM1_ICPolarity specifies the TIx Polarity. + * This parameter can be: + * - TIM1_ICPOLARITY_RISING + * - TIM1_ICPOLARITY_FALLING + * @param ICFilter specifies the filter value. + * This parameter must be a value between 0x00 and 0x0F + * @retval None + */ +void TIM1_TIxExternalClockConfig(TIM1_TIxExternalCLK1Source_TypeDef TIM1_TIxExternalCLKSource, + TIM1_ICPolarity_TypeDef TIM1_ICPolarity, + uint8_t ICFilter) +{ + /* Check the parameters */ + assert_param(IS_TIM1_TIXCLK_SOURCE_OK(TIM1_TIxExternalCLKSource)); + assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity)); + assert_param(IS_TIM1_IC_FILTER_OK(ICFilter)); + + /* Configure the TIM1 Input Clock Source */ + if (TIM1_TIxExternalCLKSource == TIM1_TIXEXTERNALCLK1SOURCE_TI2) + { + TI2_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSELECTION_DIRECTTI, (uint8_t)ICFilter); + } + else + { + TI1_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSELECTION_DIRECTTI, (uint8_t)ICFilter); + } + + /* Select the Trigger source */ + TIM1_SelectInputTrigger((TIM1_TS_TypeDef)TIM1_TIxExternalCLKSource); + + /* Select the External clock mode1 */ + TIM1->SMCR |= (uint8_t)(TIM1_SLAVEMODE_EXTERNAL1); +} + +/** + * @brief Selects the TIM1 Input Trigger source. + * @param TIM1_InputTriggerSource specifies Input Trigger source. + * This parameter can be one of the following values: + * - TIM1_TS_TI1F_ED: TI1 Edge Detector + * - TIM1_TS_TI1FP1: Filtered Timer Input 1 + * - TIM1_TS_TI2FP2: Filtered Timer Input 2 + * - TIM1_TS_ETRF: External Trigger input + * @retval None + */ +void TIM1_SelectInputTrigger(TIM1_TS_TypeDef TIM1_InputTriggerSource) +{ + /* Check the parameters */ + assert_param(IS_TIM1_TRIGGER_SELECTION_OK(TIM1_InputTriggerSource)); + + /* Select the Tgigger Source */ + TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~TIM1_SMCR_TS)) | (uint8_t)TIM1_InputTriggerSource); +} + +/** + * @brief Enables or Disables the TIM1 Update event. + * @param NewState new state of the TIM1 peripheral Preload register. This parameter can + * be ENABLE or DISABLE. + * @retval None + */ + +void TIM1_UpdateDisableConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the UDIS Bit */ + if (NewState != DISABLE) + { + TIM1->CR1 |= TIM1_CR1_UDIS; + } + else + { + TIM1->CR1 &= (uint8_t)(~TIM1_CR1_UDIS); + } +} + +/** + * @brief Selects the TIM1 Update Request Interrupt source. + * @param TIM1_UpdateSource specifies the Update source. + * This parameter can be one of the following values + * - TIM1_UPDATESOURCE_REGULAR + * - TIM1_UPDATESOURCE_GLOBAL + * @retval None + */ +void TIM1_UpdateRequestConfig(TIM1_UpdateSource_TypeDef TIM1_UpdateSource) +{ + /* Check the parameters */ + assert_param(IS_TIM1_UPDATE_SOURCE_OK(TIM1_UpdateSource)); + + /* Set or Reset the URS Bit */ + if (TIM1_UpdateSource != TIM1_UPDATESOURCE_GLOBAL) + { + TIM1->CR1 |= TIM1_CR1_URS; + } + else + { + TIM1->CR1 &= (uint8_t)(~TIM1_CR1_URS); + } +} + +/** + * @brief Enables or Disables the TIM1’s Hall sensor interface. + * @param NewState new state of the TIM1 Hall sensor interface.This parameter can + * be ENABLE or DISABLE. + * @retval None + */ +void TIM1_SelectHallSensor(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the TI1S Bit */ + if (NewState != DISABLE) + { + TIM1->CR2 |= TIM1_CR2_TI1S; + } + else + { + TIM1->CR2 &= (uint8_t)(~TIM1_CR2_TI1S); + } +} + +/** + * @brief Selects the TIM1’s One Pulse Mode. + * @param TIM1_OPMode specifies the OPM Mode to be used. + * This parameter can be one of the following values + * - TIM1_OPMODE_SINGLE + * - TIM1_OPMODE_REPETITIVE + * @retval None + */ +void TIM1_SelectOnePulseMode(TIM1_OPMode_TypeDef TIM1_OPMode) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OPM_MODE_OK(TIM1_OPMode)); + + /* Set or Reset the OPM Bit */ + if (TIM1_OPMode != TIM1_OPMODE_REPETITIVE) + { + TIM1->CR1 |= TIM1_CR1_OPM; + } + else + { + TIM1->CR1 &= (uint8_t)(~TIM1_CR1_OPM); + } + +} + +/** + * @brief Selects the TIM1 Trigger Output Mode. + * @param TIM1_TRGOSource specifies the Trigger Output source. + * This parameter can be one of the following values + * - TIM1_TRGOSOURCE_RESET + * - TIM1_TRGOSOURCE_ENABLE + * - TIM1_TRGOSOURCE_UPDATE + * - TIM1_TRGOSource_OC1 + * - TIM1_TRGOSOURCE_OC1REF + * - TIM1_TRGOSOURCE_OC2REF + * - TIM1_TRGOSOURCE_OC3REF + * @retval None + */ +void TIM1_SelectOutputTrigger(TIM1_TRGOSource_TypeDef TIM1_TRGOSource) +{ + /* Check the parameters */ + assert_param(IS_TIM1_TRGO_SOURCE_OK(TIM1_TRGOSource)); + + /* Reset the MMS Bits & Select the TRGO source */ + TIM1->CR2 = (uint8_t)((uint8_t)(TIM1->CR2 & (uint8_t)(~TIM1_CR2_MMS)) | + (uint8_t) TIM1_TRGOSource); +} + +/** + * @brief Selects the TIM1 Slave Mode. + * @param TIM1_SlaveMode specifies the TIM1 Slave Mode. + * This parameter can be one of the following values + * - TIM1_SLAVEMODE_RESET + * - TIM1_SLAVEMODE_GATED + * - TIM1_SLAVEMODE_TRIGGER + * - TIM1_SLAVEMODE_EXTERNAL1 + * @retval None + */ +void TIM1_SelectSlaveMode(TIM1_SlaveMode_TypeDef TIM1_SlaveMode) +{ + /* Check the parameters */ + assert_param(IS_TIM1_SLAVE_MODE_OK(TIM1_SlaveMode)); + + /* Reset the SMS Bits */ /* Select the Slave Mode */ + TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~TIM1_SMCR_SMS)) | + (uint8_t)TIM1_SlaveMode); +} + +/** + * @brief Sets or Resets the TIM1 Master/Slave Mode. + * @param NewState new state of the synchronization between TIM1 and its slaves + * (through TRGO). This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_SelectMasterSlaveMode(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the MSM Bit */ + if (NewState != DISABLE) + { + TIM1->SMCR |= TIM1_SMCR_MSM; + } + else + { + TIM1->SMCR &= (uint8_t)(~TIM1_SMCR_MSM); + } +} + +/** + * @brief Configures the TIM1 Encoder Interface. + * @param TIM1_EncoderMode specifies the TIM1 Encoder Mode. + * This parameter can be one of the following values + * - TIM1_ENCODERMODE_TI1: Counter counts on TI1FP1 edge + * depending on TI2FP2 level. + * - TIM1_ENCODERMODE_TI2: Counter counts on TI2FP2 edge + * depending on TI1FP1 level. + * - TIM1_ENCODERMODE_TI12: Counter counts on both TI1FP1 and + * TI2FP2 edges depending on the level of the other input. + * @param TIM1_IC1Polarity specifies the IC1 Polarity. + * This parameter can be one of the following values + * - TIM1_ICPOLARITY_FALLING + * - TIM1_ICPOLARITY_RISING + * @param TIM1_IC2Polarity specifies the IC2 Polarity. + * This parameter can be one of the following values + * - TIM1_ICPOLARITY_FALLING + * - TIM1_ICPOLARITY_RISING + * @retval None + */ +void TIM1_EncoderInterfaceConfig(TIM1_EncoderMode_TypeDef TIM1_EncoderMode, + TIM1_ICPolarity_TypeDef TIM1_IC1Polarity, + TIM1_ICPolarity_TypeDef TIM1_IC2Polarity) +{ + /* Check the parameters */ + assert_param(IS_TIM1_ENCODER_MODE_OK(TIM1_EncoderMode)); + assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_IC1Polarity)); + assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_IC2Polarity)); + + /* Set the TI1 and the TI2 Polarities */ + if (TIM1_IC1Polarity != TIM1_ICPOLARITY_RISING) + { + TIM1->CCER1 |= TIM1_CCER1_CC1P; + } + else + { + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P); + } + + if (TIM1_IC2Polarity != TIM1_ICPOLARITY_RISING) + { + TIM1->CCER1 |= TIM1_CCER1_CC2P; + } + else + { + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P); + } + /* Set the encoder Mode */ + TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(TIM1_SMCR_MSM | TIM1_SMCR_TS)) + | (uint8_t) TIM1_EncoderMode); + + /* Select the Capture Compare 1 and the Capture Compare 2 as input */ + TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_CCxS)) + | (uint8_t) CCMR_TIxDirect_Set); + TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_CCxS)) + | (uint8_t) CCMR_TIxDirect_Set); +} + +/** + * @brief Configures the TIM1 Prescaler. + * @param Prescaler specifies the Prescaler Register value + * This parameter must be a value between 0x0000 and 0xFFFF + * @param TIM1_PSCReloadMode specifies the TIM1 Prescaler Reload mode. + * This parameter can be one of the following values + * - TIM1_PSCRELOADMODE_IMMEDIATE: The Prescaler is loaded immediately. + * - TIM1_PSCRELOADMODE_UPDATE: The Prescaler is loaded at the update event. + * @retval None + */ +void TIM1_PrescalerConfig(uint16_t Prescaler, + TIM1_PSCReloadMode_TypeDef TIM1_PSCReloadMode) +{ + /* Check the parameters */ + assert_param(IS_TIM1_PRESCALER_RELOAD_OK(TIM1_PSCReloadMode)); + + /* Set the Prescaler value */ + TIM1->PSCRH = (uint8_t)(Prescaler >> 8); + TIM1->PSCRL = (uint8_t)(Prescaler); + + /* Set or reset the UG Bit */ + TIM1->EGR = (uint8_t)TIM1_PSCReloadMode; +} + +/** + * @brief Specifies the TIM1 Counter Mode to be used. + * @param TIM1_CounterMode specifies the Counter Mode to be used + * This parameter can be one of the following values: + * - TIM1_COUNTERMODE_UP: TIM1 Up Counting Mode + * - TIM1_COUNTERMODE_DOWN: TIM1 Down Counting Mode + * - TIM1_COUNTERMODE_CENTERALIGNED1: TIM1 Center Aligned Mode1 + * - TIM1_CounterMode_CenterAligned2: TIM1 Center Aligned Mode2 + * - TIM1_COUNTERMODE_CENTERALIGNED3: TIM1 Center Aligned Mode3 + * @retval None + */ +void TIM1_CounterModeConfig(TIM1_CounterMode_TypeDef TIM1_CounterMode) +{ + /* Check the parameters */ + assert_param(IS_TIM1_COUNTER_MODE_OK(TIM1_CounterMode)); + + + /* Reset the CMS and DIR Bits & Set the Counter Mode */ + TIM1->CR1 = (uint8_t)((uint8_t)(TIM1->CR1 & (uint8_t)((uint8_t)(~TIM1_CR1_CMS) & (uint8_t)(~TIM1_CR1_DIR))) + | (uint8_t)TIM1_CounterMode); +} + +/** + * @brief Forces the TIM1 Channel1 output waveform to active or inactive level. + * @param TIM1_ForcedAction specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * - TIM1_FORCEDACTION_ACTIVE: Force active level on OC1REF + * - TIM1_FORCEDACTION_INACTIVE: Force inactive level on OC1REF. + * @retval None + */ +void TIM1_ForcedOC1Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction) +{ + /* Check the parameters */ + assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction)); + + /* Reset the OCM Bits & Configure the Forced output Mode */ + TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM))| + (uint8_t)TIM1_ForcedAction); +} + +/** + * @brief Forces the TIM1 Channel2 output waveform to active or inactive level. + * @param TIM1_ForcedAction specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * - TIM1_FORCEDACTION_ACTIVE: Force active level on OC2REF + * - TIM1_FORCEDACTION_INACTIVE: Force inactive level on OC2REF. + * @retval None + */ +void TIM1_ForcedOC2Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction) +{ + /* Check the parameters */ + assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction)); + + /* Reset the OCM Bits & Configure the Forced output Mode */ + TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM)) + | (uint8_t)TIM1_ForcedAction); +} + +/** + * @brief Forces the TIM1 Channel3 output waveform to active or inactive level. + * @param TIM1_ForcedAction specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * - TIM1_FORCEDACTION_ACTIVE: Force active level on OC3REF + * - TIM1_FORCEDACTION_INACTIVE: Force inactive level on + * OC3REF. + * @retval None + */ +void TIM1_ForcedOC3Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction) +{ + /* Check the parameters */ + assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction)); + + /* Reset the OCM Bits */ /* Configure The Forced output Mode */ + TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) + | (uint8_t)TIM1_ForcedAction); +} + +/** + * @brief Forces the TIM1 Channel4 output waveform to active or inactive level. + * @param TIM1_ForcedAction specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * - TIM1_FORCEDACTION_ACTIVE: Force active level on OC4REF + * - TIM1_FORCEDACTION_INACTIVE: Force inactive level on + * OC4REF. + * @retval None + */ +void TIM1_ForcedOC4Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction) +{ + /* Check the parameters */ + assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction)); + + /* Reset the OCM Bits & Configure the Forced output Mode */ + TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) + | (uint8_t)TIM1_ForcedAction); +} + +/** + * @brief Enables or disables TIM1 peripheral Preload register on ARR. + * @param NewState new state of the TIM1 peripheral Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_ARRPreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the ARPE Bit */ + if (NewState != DISABLE) + { + TIM1->CR1 |= TIM1_CR1_ARPE; + } + else + { + TIM1->CR1 &= (uint8_t)(~TIM1_CR1_ARPE); + } +} + +/** + * @brief Selects the TIM1 peripheral Commutation event. + * @param NewState new state of the Commutation event. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_SelectCOM(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the COMS Bit */ + if (NewState != DISABLE) + { + TIM1->CR2 |= TIM1_CR2_COMS; + } + else + { + TIM1->CR2 &= (uint8_t)(~TIM1_CR2_COMS); + } +} + +/** + * @brief Sets or Resets the TIM1 peripheral Capture Compare Preload Control bit. + * @param NewState new state of the Capture Compare Preload Control bit. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_CCPreloadControl(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the CCPC Bit */ + if (NewState != DISABLE) + { + TIM1->CR2 |= TIM1_CR2_CCPC; + } + else + { + TIM1->CR2 &= (uint8_t)(~TIM1_CR2_CCPC); + } +} + +/** + * @brief Enables or disables the TIM1 peripheral Preload Register on CCR1. + * @param NewState new state of the Capture Compare Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_OC1PreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC1PE Bit */ + if (NewState != DISABLE) + { + TIM1->CCMR1 |= TIM1_CCMR_OCxPE; + } + else + { + TIM1->CCMR1 &= (uint8_t)(~TIM1_CCMR_OCxPE); + } +} + +/** + * @brief Enables or disables the TIM1 peripheral Preload Register on CCR2. + * @param NewState new state of the Capture Compare Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_OC2PreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC2PE Bit */ + if (NewState != DISABLE) + { + TIM1->CCMR2 |= TIM1_CCMR_OCxPE; + } + else + { + TIM1->CCMR2 &= (uint8_t)(~TIM1_CCMR_OCxPE); + } +} + +/** + * @brief Enables or disables the TIM1 peripheral Preload Register on CCR3. + * @param NewState new state of the Capture Compare Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_OC3PreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC3PE Bit */ + if (NewState != DISABLE) + { + TIM1->CCMR3 |= TIM1_CCMR_OCxPE; + } + else + { + TIM1->CCMR3 &= (uint8_t)(~TIM1_CCMR_OCxPE); + } +} + +/** + * @brief Enables or disables the TIM1 peripheral Preload Register on CCR4. + * @param NewState new state of the Capture Compare Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_OC4PreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC4PE Bit */ + if (NewState != DISABLE) + { + TIM1->CCMR4 |= TIM1_CCMR_OCxPE; + } + else + { + TIM1->CCMR4 &= (uint8_t)(~TIM1_CCMR_OCxPE); + } +} + +/** + * @brief Configures the TIM1 Capture Compare 1 Fast feature. + * @param NewState new state of the Output Compare Fast Enable bit. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_OC1FastConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC1FE Bit */ + if (NewState != DISABLE) + { + TIM1->CCMR1 |= TIM1_CCMR_OCxFE; + } + else + { + TIM1->CCMR1 &= (uint8_t)(~TIM1_CCMR_OCxFE); + } +} + +/** + * @brief Configures the TIM1 Capture Compare 2 Fast feature. + * @param NewState new state of the Output Compare Fast Enable bit. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_OC2FastConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC2FE Bit */ + if (NewState != DISABLE) + { + TIM1->CCMR2 |= TIM1_CCMR_OCxFE; + } + else + { + TIM1->CCMR2 &= (uint8_t)(~TIM1_CCMR_OCxFE); + } +} + +/** + * @brief Configures the TIM1 Capture Compare 3 Fast feature. + * @param NewState new state of the Output Compare Fast Enable bit. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_OC3FastConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC3FE Bit */ + if (NewState != DISABLE) + { + TIM1->CCMR3 |= TIM1_CCMR_OCxFE; + } + else + { + TIM1->CCMR3 &= (uint8_t)(~TIM1_CCMR_OCxFE); + } +} + +/** + * @brief Configures the TIM1 Capture Compare 4 Fast feature. + * @param NewState new state of the Output Compare Fast Enable bit. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM1_OC4FastConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC4FE Bit */ + if (NewState != DISABLE) + { + TIM1->CCMR4 |= TIM1_CCMR_OCxFE; + } + else + { + TIM1->CCMR4 &= (uint8_t)(~TIM1_CCMR_OCxFE); + } +} + +/** + * @brief Configures the TIM1 event to be generated by software. + * @param TIM1_EventSource specifies the event source. + * This parameter can be one of the following values: + * - TIM1_EVENTSOURCE_UPDATE: TIM1 update Event source + * - TIM1_EVENTSOURCE_CC1: TIM1 Capture Compare 1 Event source + * - TIM1_EVENTSOURCE_CC2: TIM1 Capture Compare 2 Event source + * - TIM1_EVENTSOURCE_CC3: TIM1 Capture Compare 3 Event source + * - TIM1_EVENTSOURCE_CC4: TIM1 Capture Compare 4 Event source + * - TIM1_EVENTSOURCE_COM: TIM1 COM Event source + * - TIM1_EVENTSOURCE_TRIGGER: TIM1 Trigger Event source + * - TIM1_EventSourceBreak: TIM1 Break Event source + * @retval None + */ +void TIM1_GenerateEvent(TIM1_EventSource_TypeDef TIM1_EventSource) +{ + /* Check the parameters */ + assert_param(IS_TIM1_EVENT_SOURCE_OK(TIM1_EventSource)); + + /* Set the event sources */ + TIM1->EGR = (uint8_t)TIM1_EventSource; +} + +/** + * @brief Configures the TIM1 Channel 1 polarity. + * @param TIM1_OCPolarity specifies the OC1 Polarity. + * This parameter can be one of the following values: + * - TIM1_OCPOLARITY_LOW: Output Compare active low + * - TIM1_OCPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM1_OC1PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity)); + + /* Set or Reset the CC1P Bit */ + if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH) + { + TIM1->CCER1 |= TIM1_CCER1_CC1P; + } + else + { + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P); + } +} + +/** + * @brief Configures the TIM1 Channel 1N polarity. + * @param TIM1_OCNPolarity specifies the OC1N Polarity. + * This parameter can be one of the following values: + * - TIM1_OCNPOLARITY_LOW: Output Compare active low + * - TIM1_OCNPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM1_OC1NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity)); + + /* Set or Reset the CC3P Bit */ + if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH) + { + TIM1->CCER1 |= TIM1_CCER1_CC1NP; + } + else + { + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1NP); + } +} + +/** + * @brief Configures the TIM1 Channel 2 polarity. + * @param TIM1_OCPolarity specifies the OC2 Polarity. + * This parameter can be one of the following values: + * - TIM1_OCPOLARITY_LOW: Output Compare active low + * - TIM1_OCPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM1_OC2PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity)); + + /* Set or Reset the CC2P Bit */ + if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH) + { + TIM1->CCER1 |= TIM1_CCER1_CC2P; + } + else + { + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P); + } +} + +/** + * @brief Configures the TIM1 Channel 2N polarity. + * @param TIM1_OCNPolarity specifies the OC2N Polarity. + * This parameter can be one of the following values: + * - TIM1_OCNPOLARITY_LOW: Output Compare active low + * - TIM1_OCNPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM1_OC2NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity)); + + /* Set or Reset the CC3P Bit */ + if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH) + { + TIM1->CCER1 |= TIM1_CCER1_CC2NP; + } + else + { + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2NP); + } +} + +/** + * @brief Configures the TIM1 Channel 3 polarity. + * @param TIM1_OCPolarity specifies the OC3 Polarity. + * This parameter can be one of the following values: + * - TIM1_OCPOLARITY_LOW: Output Compare active low + * - TIM1_OCPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM1_OC3PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity)); + + /* Set or Reset the CC3P Bit */ + if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH) + { + TIM1->CCER2 |= TIM1_CCER2_CC3P; + } + else + { + TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3P); + } +} + + +/** + * @brief Configures the TIM1 Channel 3N polarity. + * @param TIM1_OCNPolarity specifies the OC3N Polarity. + * This parameter can be one of the following values: + * - TIM1_OCNPOLARITY_LOW: Output Compare active low + * - TIM1_OCNPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM1_OC3NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity)); + + /* Set or Reset the CC3P Bit */ + if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH) + { + TIM1->CCER2 |= TIM1_CCER2_CC3NP; + } + else + { + TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3NP); + } +} + +/** + * @brief Configures the TIM1 Channel 4 polarity. + * @param TIM1_OCPolarity specifies the OC4 Polarity. + * This parameter can be one of the following values: + * - TIM1_OCPOLARITY_LOW: Output Compare active low + * - TIM1_OCPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM1_OC4PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity)); + + /* Set or Reset the CC4P Bit */ + if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH) + { + TIM1->CCER2 |= TIM1_CCER2_CC4P; + } + else + { + TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4P); + } +} + +/** + * @brief Enables or disables the TIM1 Capture Compare Channel x (x=1,..,4). + * @param TIM1_Channel specifies the TIM1 Channel. + * This parameter can be one of the following values: + * - TIM1_CHANNEL_1: TIM1 Channel1 + * - TIM1_CHANNEL_2: TIM1 Channel2 + * - TIM1_CHANNEL_3: TIM1 Channel3 + * - TIM1_CHANNEL_4: TIM1 Channel4 + * @param NewState specifies the TIM1 Channel CCxE bit new state. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM1_CCxCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (TIM1_Channel == TIM1_CHANNEL_1) + { + /* Set or Reset the CC1E Bit */ + if (NewState != DISABLE) + { + TIM1->CCER1 |= TIM1_CCER1_CC1E; + } + else + { + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E); + } + + } + else if (TIM1_Channel == TIM1_CHANNEL_2) + { + /* Set or Reset the CC2E Bit */ + if (NewState != DISABLE) + { + TIM1->CCER1 |= TIM1_CCER1_CC2E; + } + else + { + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E); + } + } + else if (TIM1_Channel == TIM1_CHANNEL_3) + { + /* Set or Reset the CC3E Bit */ + if (NewState != DISABLE) + { + TIM1->CCER2 |= TIM1_CCER2_CC3E; + } + else + { + TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E); + } + } + else + { + /* Set or Reset the CC4E Bit */ + if (NewState != DISABLE) + { + TIM1->CCER2 |= TIM1_CCER2_CC4E; + } + else + { + TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E); + } + } +} + +/** + * @brief Enables or disables the TIM1 Capture Compare Channel xN (xN=1,..,3). + * @param TIM1_Channel specifies the TIM1 Channel. + * This parameter can be one of the following values: + * - TIM1_CHANNEL_1: TIM1 Channel1 + * - TIM1_CHANNEL_2: TIM1 Channel2 + * - TIM1_CHANNEL_3: TIM1 Channel3 + * @param NewState specifies the TIM1 Channel CCxNE bit new state. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM1_CCxNCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM1_COMPLEMENTARY_CHANNEL_OK(TIM1_Channel)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (TIM1_Channel == TIM1_CHANNEL_1) + { + /* Set or Reset the CC1NE Bit */ + if (NewState != DISABLE) + { + TIM1->CCER1 |= TIM1_CCER1_CC1NE; + } + else + { + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1NE); + } + } + else if (TIM1_Channel == TIM1_CHANNEL_2) + { + /* Set or Reset the CC2NE Bit */ + if (NewState != DISABLE) + { + TIM1->CCER1 |= TIM1_CCER1_CC2NE; + } + else + { + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2NE); + } + } + else + { + /* Set or Reset the CC3NE Bit */ + if (NewState != DISABLE) + { + TIM1->CCER2 |= TIM1_CCER2_CC3NE; + } + else + { + TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3NE); + } + } +} + +/** + * @brief Selects the TIM1 Output Compare Mode. This function disables the + * selected channel before changing the Output Compare Mode. User has to + * enable this channel using TIM1_CCxCmd and TIM1_CCxNCmd functions. + * @param TIM1_Channel specifies the TIM1 Channel. + * This parameter can be one of the following values: + * - TIM1_CHANNEL_1: TIM1 Channel1 + * - TIM1_CHANNEL_2: TIM1 Channel2 + * - TIM1_CHANNEL_3: TIM1 Channel3 + * - TIM1_CHANNEL_4: TIM1 Channel4 + * @param TIM1_OCMode specifies the TIM1 Output Compare Mode. + * This parameter can be one of the following values: + * - TIM1_OCMODE_TIMING + * - TIM1_OCMODE_ACTIVE + * - TIM1_OCMODE_TOGGLE + * - TIM1_OCMODE_PWM1 + * - TIM1_OCMODE_PWM2 + * - TIM1_FORCEDACTION_ACTIVE + * - TIM1_FORCEDACTION_INACTIVE + * @retval None + */ +void TIM1_SelectOCxM(TIM1_Channel_TypeDef TIM1_Channel, TIM1_OCMode_TypeDef TIM1_OCMode) +{ + /* Check the parameters */ + assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel)); + assert_param(IS_TIM1_OCM_OK(TIM1_OCMode)); + + if (TIM1_Channel == TIM1_CHANNEL_1) + { + /* Disable the Channel 1: Reset the CCE Bit */ + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM)) + | (uint8_t)TIM1_OCMode); + } + else if (TIM1_Channel == TIM1_CHANNEL_2) + { + /* Disable the Channel 2: Reset the CCE Bit */ + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM)) + | (uint8_t)TIM1_OCMode); + } + else if (TIM1_Channel == TIM1_CHANNEL_3) + { + /* Disable the Channel 3: Reset the CCE Bit */ + TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) + | (uint8_t)TIM1_OCMode); + } + else + { + /* Disable the Channel 4: Reset the CCE Bit */ + TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) + | (uint8_t)TIM1_OCMode); + } +} + +/** + * @brief Sets the TIM1 Counter Register value. + * @param Counter specifies the Counter register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM1_SetCounter(uint16_t Counter) +{ + /* Set the Counter Register value */ + TIM1->CNTRH = (uint8_t)(Counter >> 8); + TIM1->CNTRL = (uint8_t)(Counter); +} + +/** + * @brief Sets the TIM1 Autoreload Register value. + * @param Autoreload specifies the Autoreload register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM1_SetAutoreload(uint16_t Autoreload) +{ + /* Set the Autoreload Register value */ + TIM1->ARRH = (uint8_t)(Autoreload >> 8); + TIM1->ARRL = (uint8_t)(Autoreload); + } + +/** + * @brief Sets the TIM1 Capture Compare1 Register value. + * @param Compare1 specifies the Capture Compare1 register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM1_SetCompare1(uint16_t Compare1) +{ + /* Set the Capture Compare1 Register value */ + TIM1->CCR1H = (uint8_t)(Compare1 >> 8); + TIM1->CCR1L = (uint8_t)(Compare1); +} + +/** + * @brief Sets the TIM1 Capture Compare2 Register value. + * @param Compare2 specifies the Capture Compare2 register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM1_SetCompare2(uint16_t Compare2) +{ + /* Set the Capture Compare2 Register value */ + TIM1->CCR2H = (uint8_t)(Compare2 >> 8); + TIM1->CCR2L = (uint8_t)(Compare2); +} + +/** + * @brief Sets the TIM1 Capture Compare3 Register value. + * @param Compare3 specifies the Capture Compare3 register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM1_SetCompare3(uint16_t Compare3) +{ + /* Set the Capture Compare3 Register value */ + TIM1->CCR3H = (uint8_t)(Compare3 >> 8); + TIM1->CCR3L = (uint8_t)(Compare3); +} + +/** + * @brief Sets the TIM1 Capture Compare4 Register value. + * @param Compare4 specifies the Capture Compare4 register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM1_SetCompare4(uint16_t Compare4) +{ + /* Set the Capture Compare4 Register value */ + TIM1->CCR4H = (uint8_t)(Compare4 >> 8); + TIM1->CCR4L = (uint8_t)(Compare4); +} + +/** + * @brief Sets the TIM1 Input Capture 1 prescaler. + * @param TIM1_IC1Prescaler specifies the Input Capture prescaler new value + * This parameter can be one of the following values: + * - TIM1_ICPSC_DIV1: no prescaler + * - TIM1_ICPSC_DIV2: capture is done once every 2 events + * - TIM1_ICPSC_DIV4: capture is done once every 4 events + * - TIM1_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM1_SetIC1Prescaler(TIM1_ICPSC_TypeDef TIM1_IC1Prescaler) +{ + /* Check the parameters */ + assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC1Prescaler)); + + /* Reset the IC1PSC Bits */ /* Set the IC1PSC value */ + TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_ICxPSC)) + | (uint8_t)TIM1_IC1Prescaler); +} + +/** + * @brief Sets the TIM1 Input Capture 2 prescaler. + * @param TIM1_IC2Prescaler specifies the Input Capture prescaler new value + * This parameter can be one of the following values: + * - TIM1_ICPSC_DIV1: no prescaler + * - TIM1_ICPSC_DIV2: capture is done once every 2 events + * - TIM1_ICPSC_DIV4: capture is done once every 4 events + * - TIM1_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM1_SetIC2Prescaler(TIM1_ICPSC_TypeDef TIM1_IC2Prescaler) +{ + + /* Check the parameters */ + assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC2Prescaler)); + + /* Reset the IC1PSC Bits */ /* Set the IC1PSC value */ + TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_ICxPSC)) + | (uint8_t)TIM1_IC2Prescaler); +} + +/** + * @brief Sets the TIM1 Input Capture 3 prescaler. + * @param TIM1_IC3Prescaler specifies the Input Capture prescaler new value + * This parameter can be one of the following values: + * - TIM1_ICPSC_DIV1: no prescaler + * - TIM1_ICPSC_DIV2: capture is done once every 2 events + * - TIM1_ICPSC_DIV4: capture is done once every 4 events + * - TIM1_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM1_SetIC3Prescaler(TIM1_ICPSC_TypeDef TIM1_IC3Prescaler) +{ + + /* Check the parameters */ + assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC3Prescaler)); + + /* Reset the IC1PSC Bits & Set the IC1PSC value */ + TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_ICxPSC)) | + (uint8_t)TIM1_IC3Prescaler); +} + +/** + * @brief Sets the TIM1 Input Capture 4 prescaler. + * @param TIM1_IC4Prescaler specifies the Input Capture prescaler new value + * This parameter can be one of the following values: + * - TIM1_ICPSC_DIV1: no prescaler + * - TIM1_ICPSC_DIV2: capture is done once every 2 events + * - TIM1_ICPSC_DIV4: capture is done once every 4 events + * - TIM1_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM1_SetIC4Prescaler(TIM1_ICPSC_TypeDef TIM1_IC4Prescaler) +{ + + /* Check the parameters */ + assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC4Prescaler)); + + /* Reset the IC1PSC Bits & Set the IC1PSC value */ + TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_ICxPSC)) | + (uint8_t)TIM1_IC4Prescaler); +} + +/** + * @brief Gets the TIM1 Input Capture 1 value. + * @param None + * @retval Capture Compare 1 Register value. + */ +uint16_t TIM1_GetCapture1(void) +{ + /* Get the Capture 1 Register value */ + + uint16_t tmpccr1 = 0; + uint8_t tmpccr1l=0, tmpccr1h=0; + + tmpccr1h = TIM1->CCR1H; + tmpccr1l = TIM1->CCR1L; + + tmpccr1 = (uint16_t)(tmpccr1l); + tmpccr1 |= (uint16_t)((uint16_t)tmpccr1h << 8); + /* Get the Capture 1 Register value */ + return (uint16_t)tmpccr1; +} + +/** + * @brief Gets the TIM1 Input Capture 2 value. + * @param None + * @retval Capture Compare 2 Register value. + */ +uint16_t TIM1_GetCapture2(void) +{ + /* Get the Capture 2 Register value */ + + uint16_t tmpccr2 = 0; + uint8_t tmpccr2l=0, tmpccr2h=0; + + tmpccr2h = TIM1->CCR2H; + tmpccr2l = TIM1->CCR2L; + + tmpccr2 = (uint16_t)(tmpccr2l); + tmpccr2 |= (uint16_t)((uint16_t)tmpccr2h << 8); + /* Get the Capture 2 Register value */ + return (uint16_t)tmpccr2; +} + +/** + * @brief Gets the TIM1 Input Capture 3 value. + * @param None + * @retval Capture Compare 3 Register value. + */ +uint16_t TIM1_GetCapture3(void) +{ + /* Get the Capture 3 Register value */ + uint16_t tmpccr3 = 0; + uint8_t tmpccr3l=0, tmpccr3h=0; + + tmpccr3h = TIM1->CCR3H; + tmpccr3l = TIM1->CCR3L; + + tmpccr3 = (uint16_t)(tmpccr3l); + tmpccr3 |= (uint16_t)((uint16_t)tmpccr3h << 8); + /* Get the Capture 3 Register value */ + return (uint16_t)tmpccr3; +} + +/** + * @brief Gets the TIM1 Input Capture 4 value. + * @param None + * @retval Capture Compare 4 Register value. + */ +uint16_t TIM1_GetCapture4(void) +{ + /* Get the Capture 4 Register value */ + uint16_t tmpccr4 = 0; + uint8_t tmpccr4l=0, tmpccr4h=0; + + tmpccr4h = TIM1->CCR4H; + tmpccr4l = TIM1->CCR4L; + + tmpccr4 = (uint16_t)(tmpccr4l); + tmpccr4 |= (uint16_t)((uint16_t)tmpccr4h << 8); + /* Get the Capture 4 Register value */ + return (uint16_t)tmpccr4; +} + +/** + * @brief Gets the TIM1 Counter value. + * @param None + * @retval Counter Register value. + */ +uint16_t TIM1_GetCounter(void) +{ + uint16_t tmpcntr = 0; + + tmpcntr = ((uint16_t)TIM1->CNTRH << 8); + + /* Get the Counter Register value */ + return (uint16_t)(tmpcntr | (uint16_t)(TIM1->CNTRL)); +} + +/** + * @brief Gets the TIM1 Prescaler value. + * @param None + * @retval Prescaler Register value. + */ +uint16_t TIM1_GetPrescaler(void) +{ + uint16_t temp = 0; + + temp = ((uint16_t)TIM1->PSCRH << 8); + + /* Get the Prescaler Register value */ + return (uint16_t)( temp | (uint16_t)(TIM1->PSCRL)); +} + +/** + * @brief Checks whether the specified TIM1 flag is set or not. + * @param TIM1_FLAG specifies the flag to check. + * This parameter can be one of the following values: + * - TIM1_FLAG_UPDATE: TIM1 update Flag + * - TIM1_FLAG_CC1: TIM1 Capture Compare 1 Flag + * - TIM1_FLAG_CC2: TIM1 Capture Compare 2 Flag + * - TIM1_FLAG_CC3: TIM1 Capture Compare 3 Flag + * - TIM1_FLAG_CC4: TIM1 Capture Compare 4 Flag + * - TIM1_FLAG_COM: TIM1 Commutation Flag + * - TIM1_FLAG_TRIGGER: TIM1 Trigger Flag + * - TIM1_FLAG_BREAK: TIM1 Break Flag + * - TIM1_FLAG_CC1OF: TIM1 Capture Compare 1 overcapture Flag + * - TIM1_FLAG_CC2OF: TIM1 Capture Compare 2 overcapture Flag + * - TIM1_FLAG_CC3OF: TIM1 Capture Compare 3 overcapture Flag + * - TIM1_FLAG_CC4OF: TIM1 Capture Compare 4 overcapture Flag + * @retval FlagStatus The new state of TIM1_FLAG (SET or RESET). + */ +FlagStatus TIM1_GetFlagStatus(TIM1_FLAG_TypeDef TIM1_FLAG) +{ + FlagStatus bitstatus = RESET; + uint8_t tim1_flag_l = 0, tim1_flag_h = 0; + + /* Check the parameters */ + assert_param(IS_TIM1_GET_FLAG_OK(TIM1_FLAG)); + + tim1_flag_l = (uint8_t)(TIM1->SR1 & (uint8_t)TIM1_FLAG); + tim1_flag_h = (uint8_t)((uint16_t)TIM1_FLAG >> 8); + + if ((tim1_flag_l | (uint8_t)(TIM1->SR2 & tim1_flag_h)) != 0) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return (FlagStatus)(bitstatus); +} + +/** + * @brief Clears the TIM1’s pending flags. + * @param TIM1_FLAG specifies the flag to clear. + * This parameter can be one of the following values: + * - TIM1_FLAG_UPDATE: TIM1 update Flag + * - TIM1_FLAG_CC1: TIM1 Capture Compare 1 Flag + * - TIM1_FLAG_CC2: TIM1 Capture Compare 2 Flag + * - TIM1_FLAG_CC3: TIM1 Capture Compare 3 Flag + * - TIM1_FLAG_CC4: TIM1 Capture Compare 4 Flag + * - TIM1_FLAG_COM: TIM1 Commutation Flag + * - TIM1_FLAG_TRIGGER: TIM1 Trigger Flag + * - TIM1_FLAG_BREAK: TIM1 Break Flag + * - TIM1_FLAG_CC1OF: TIM1 Capture Compare 1 overcapture Flag + * - TIM1_FLAG_CC2OF: TIM1 Capture Compare 2 overcapture Flag + * - TIM1_FLAG_CC3OF: TIM1 Capture Compare 3 overcapture Flag + * - TIM1_FLAG_CC4OF: TIM1 Capture Compare 4 overcapture Flag + * @retval None. + */ +void TIM1_ClearFlag(TIM1_FLAG_TypeDef TIM1_FLAG) +{ + /* Check the parameters */ + assert_param(IS_TIM1_CLEAR_FLAG_OK(TIM1_FLAG)); + + /* Clear the flags (rc_w0) clear this bit by writing 0. Writing ‘1’ has no effect*/ + TIM1->SR1 = (uint8_t)(~(uint8_t)(TIM1_FLAG)); + TIM1->SR2 = (uint8_t)((uint8_t)(~((uint8_t)((uint16_t)TIM1_FLAG >> 8))) & + (uint8_t)0x1E); +} + +/** + * @brief Checks whether the TIM1 interrupt has occurred or not. + * @param TIM1_IT specifies the TIM1 interrupt source to check. + * This parameter can be one of the following values: + * - TIM1_IT_UPDATE: TIM1 update Interrupt source + * - TIM1_IT_CC1: TIM1 Capture Compare 1 Interrupt source + * - TIM1_IT_CC2: TIM1 Capture Compare 2 Interrupt source + * - TIM1_IT_CC3: TIM1 Capture Compare 3 Interrupt source + * - TIM1_IT_CC4: TIM1 Capture Compare 4 Interrupt source + * - TIM1_IT_COM: TIM1 Commutation Interrupt source + * - TIM1_IT_TRIGGER: TIM1 Trigger Interrupt source + * - TIM1_IT_BREAK: TIM1 Break Interrupt source + * @retval ITStatus The new state of the TIM1_IT(SET or RESET). + */ +ITStatus TIM1_GetITStatus(TIM1_IT_TypeDef TIM1_IT) +{ + ITStatus bitstatus = RESET; + uint8_t TIM1_itStatus = 0, TIM1_itEnable = 0; + + /* Check the parameters */ + assert_param(IS_TIM1_GET_IT_OK(TIM1_IT)); + + TIM1_itStatus = (uint8_t)(TIM1->SR1 & (uint8_t)TIM1_IT); + + TIM1_itEnable = (uint8_t)(TIM1->IER & (uint8_t)TIM1_IT); + + if ((TIM1_itStatus != (uint8_t)RESET ) && (TIM1_itEnable != (uint8_t)RESET )) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return (ITStatus)(bitstatus); +} + +/** + * @brief Clears the TIM1's interrupt pending bits. + * @param TIM1_IT specifies the pending bit to clear. + * This parameter can be one of the following values: + * - TIM1_IT_UPDATE: TIM1 update Interrupt source + * - TIM1_IT_CC1: TIM1 Capture Compare 1 Interrupt source + * - TIM1_IT_CC2: TIM1 Capture Compare 2 Interrupt source + * - TIM1_IT_CC3: TIM1 Capture Compare 3 Interrupt source + * - TIM1_IT_CC4: TIM1 Capture Compare 4 Interrupt source + * - TIM1_IT_COM: TIM1 Commutation Interrupt source + * - TIM1_IT_TRIGGER: TIM1 Trigger Interrupt source + * - TIM1_IT_BREAK: TIM1 Break Interrupt source + * @retval None. + */ +void TIM1_ClearITPendingBit(TIM1_IT_TypeDef TIM1_IT) +{ + /* Check the parameters */ + assert_param(IS_TIM1_IT_OK(TIM1_IT)); + + /* Clear the IT pending Bit */ + TIM1->SR1 = (uint8_t)(~(uint8_t)TIM1_IT); +} + +/** + * @brief Configure the TI1 as Input. + * @param TIM1_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * - TIM1_ICPOLARITY_FALLING + * - TIM1_ICPOLARITY_RISING + * @param TIM1_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * - TIM1_ICSELECTION_DIRECTTI: TIM1 Input 1 is selected to + * be connected to IC1. + * - TIM1_ICSELECTION_INDIRECTTI: TIM1 Input 1 is selected to + * be connected to IC2. + * @param TIM1_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI1_Config(uint8_t TIM1_ICPolarity, + uint8_t TIM1_ICSelection, + uint8_t TIM1_ICFilter) +{ + /* Disable the Channel 1: Reset the CCE Bit */ + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E); + + /* Select the Input and set the filter */ + TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) | + (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4)))); + + /* Select the Polarity */ + if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING) + { + TIM1->CCER1 |= TIM1_CCER1_CC1P; + } + else + { + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P); + } + + /* Set the CCE Bit */ + TIM1->CCER1 |= TIM1_CCER1_CC1E; +} + +/** + * @brief Configure the TI2 as Input. + * @param TIM1_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * - TIM1_ICPOLARITY_FALLING + * - TIM1_ICPOLARITY_RISING + * @param TIM1_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * - TIM1_ICSELECTION_DIRECTTI: TIM1 Input 2 is selected to + * be connected to IC2. + * - TIM1_ICSELECTION_INDIRECTTI: TIM1 Input 2 is selected to + * be connected to IC1. + * @param TIM1_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI2_Config(uint8_t TIM1_ICPolarity, + uint8_t TIM1_ICSelection, + uint8_t TIM1_ICFilter) +{ + /* Disable the Channel 2: Reset the CCE Bit */ + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E); + + /* Select the Input and set the filter */ + TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) + | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4)))); + /* Select the Polarity */ + if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING) + { + TIM1->CCER1 |= TIM1_CCER1_CC2P; + } + else + { + TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P); + } + /* Set the CCE Bit */ + TIM1->CCER1 |= TIM1_CCER1_CC2E; +} + +/** + * @brief Configure the TI3 as Input. + * @param TIM1_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * - TIM1_ICPOLARITY_FALLING + * - TIM1_ICPOLARITY_RISING + * @param TIM1_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * - TIM1_ICSELECTION_DIRECTTI: TIM1 Input 3 is selected to + * be connected to IC3. + * - TIM1_ICSELECTION_INDIRECTTI: TIM1 Input 3 is selected to + * be connected to IC4. + * @param TIM1_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI3_Config(uint8_t TIM1_ICPolarity, + uint8_t TIM1_ICSelection, + uint8_t TIM1_ICFilter) +{ + /* Disable the Channel 3: Reset the CCE Bit */ + TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E); + + /* Select the Input and set the filter */ + TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF))) + | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4)))); + + /* Select the Polarity */ + if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING) + { + TIM1->CCER2 |= TIM1_CCER2_CC3P; + } + else + { + TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3P); + } + /* Set the CCE Bit */ + TIM1->CCER2 |= TIM1_CCER2_CC3E; +} + +/** + * @brief Configure the TI4 as Input. + * @param TIM1_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * - TIM1_ICPOLARITY_FALLING + * - TIM1_ICPOLARITY_RISING + * @param TIM1_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * - TIM1_ICSELECTION_DIRECTTI: TIM1 Input 4 is selected to + * be connected to IC4. + * - TIM1_ICSELECTION_INDIRECTTI: TIM1 Input 4 is selected to + * be connected to IC3. + * @param TIM1_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI4_Config(uint8_t TIM1_ICPolarity, + uint8_t TIM1_ICSelection, + uint8_t TIM1_ICFilter) +{ + /* Disable the Channel 4: Reset the CCE Bit */ + TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E); + + /* Select the Input and set the filter */ + TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) + | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4)))); + + /* Select the Polarity */ + if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING) + { + TIM1->CCER2 |= TIM1_CCER2_CC4P; + } + else + { + TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4P); + } + + /* Set the CCE Bit */ + TIM1->CCER2 |= TIM1_CCER2_CC4E; +} + + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_tim2.c b/LOCK_STM8_BF/lib/src/stm8s_tim2.c new file mode 100644 index 0000000..707bca0 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_tim2.c @@ -0,0 +1,1294 @@ +/** + ****************************************************************************** + * @file stm8s_tim2.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the TIM2 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_tim2.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void TI1_Config(uint8_t TIM2_ICPolarity, uint8_t TIM2_ICSelection, uint8_t TIM2_ICFilter); +static void TI2_Config(uint8_t TIM2_ICPolarity, uint8_t TIM2_ICSelection, uint8_t TIM2_ICFilter); +static void TI3_Config(uint8_t TIM2_ICPolarity, uint8_t TIM2_ICSelection, uint8_t TIM2_ICFilter); +/** + * @addtogroup TIM2_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the TIM2 peripheral registers to their default reset values. + * @param None + * @retval None + */ +void TIM2_DeInit(void) +{ + TIM2->CR1 = (uint8_t)TIM2_CR1_RESET_VALUE; + TIM2->IER = (uint8_t)TIM2_IER_RESET_VALUE; + TIM2->SR2 = (uint8_t)TIM2_SR2_RESET_VALUE; + + /* Disable channels */ + TIM2->CCER1 = (uint8_t)TIM2_CCER1_RESET_VALUE; + TIM2->CCER2 = (uint8_t)TIM2_CCER2_RESET_VALUE; + + + /* Then reset channel registers: it also works if lock level is equal to 2 or 3 */ + TIM2->CCER1 = (uint8_t)TIM2_CCER1_RESET_VALUE; + TIM2->CCER2 = (uint8_t)TIM2_CCER2_RESET_VALUE; + TIM2->CCMR1 = (uint8_t)TIM2_CCMR1_RESET_VALUE; + TIM2->CCMR2 = (uint8_t)TIM2_CCMR2_RESET_VALUE; + TIM2->CCMR3 = (uint8_t)TIM2_CCMR3_RESET_VALUE; + TIM2->CNTRH = (uint8_t)TIM2_CNTRH_RESET_VALUE; + TIM2->CNTRL = (uint8_t)TIM2_CNTRL_RESET_VALUE; + TIM2->PSCR = (uint8_t)TIM2_PSCR_RESET_VALUE; + TIM2->ARRH = (uint8_t)TIM2_ARRH_RESET_VALUE; + TIM2->ARRL = (uint8_t)TIM2_ARRL_RESET_VALUE; + TIM2->CCR1H = (uint8_t)TIM2_CCR1H_RESET_VALUE; + TIM2->CCR1L = (uint8_t)TIM2_CCR1L_RESET_VALUE; + TIM2->CCR2H = (uint8_t)TIM2_CCR2H_RESET_VALUE; + TIM2->CCR2L = (uint8_t)TIM2_CCR2L_RESET_VALUE; + TIM2->CCR3H = (uint8_t)TIM2_CCR3H_RESET_VALUE; + TIM2->CCR3L = (uint8_t)TIM2_CCR3L_RESET_VALUE; + TIM2->SR1 = (uint8_t)TIM2_SR1_RESET_VALUE; +} + +/** + * @brief Initializes the TIM2 Time Base Unit according to the specified parameters. + * @param TIM2_Prescaler specifies the Prescaler from TIM2_Prescaler_TypeDef. + * @param TIM2_Period specifies the Period value. + * @retval None + */ +void TIM2_TimeBaseInit( TIM2_Prescaler_TypeDef TIM2_Prescaler, + uint16_t TIM2_Period) +{ + /* Set the Prescaler value */ + TIM2->PSCR = (uint8_t)(TIM2_Prescaler); + /* Set the Autoreload value */ + TIM2->ARRH = (uint8_t)(TIM2_Period >> 8); + TIM2->ARRL = (uint8_t)(TIM2_Period); +} + + +/** + * @brief Initializes the TIM2 Channel1 according to the specified parameters. + * @param TIM2_OCMode specifies the Output Compare mode from @ref TIM2_OCMode_TypeDef. + * @param TIM2_OutputState specifies the Output State from @ref TIM2_OutputState_TypeDef. + * @param TIM2_Pulse specifies the Pulse width value. + * @param TIM2_OCPolarity specifies the Output Compare Polarity from @ref TIM2_OCPolarity_TypeDef. + * @retval None + */ +void TIM2_OC1Init(TIM2_OCMode_TypeDef TIM2_OCMode, + TIM2_OutputState_TypeDef TIM2_OutputState, + uint16_t TIM2_Pulse, + TIM2_OCPolarity_TypeDef TIM2_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM2_OC_MODE_OK(TIM2_OCMode)); + assert_param(IS_TIM2_OUTPUT_STATE_OK(TIM2_OutputState)); + assert_param(IS_TIM2_OC_POLARITY_OK(TIM2_OCPolarity)); + + /* Disable the Channel 1: Reset the CCE Bit, Set the Output State , the Output Polarity */ + TIM2->CCER1 &= (uint8_t)(~( TIM2_CCER1_CC1E | TIM2_CCER1_CC1P)); + /* Set the Output State & Set the Output Polarity */ + TIM2->CCER1 |= (uint8_t)((uint8_t)(TIM2_OutputState & TIM2_CCER1_CC1E ) | + (uint8_t)(TIM2_OCPolarity & TIM2_CCER1_CC1P)); + + /* Reset the Output Compare Bits & Set the Ouput Compare Mode */ + TIM2->CCMR1 = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~TIM2_CCMR_OCM)) | + (uint8_t)TIM2_OCMode); + + /* Set the Pulse value */ + TIM2->CCR1H = (uint8_t)(TIM2_Pulse >> 8); + TIM2->CCR1L = (uint8_t)(TIM2_Pulse); +} + + +/** + * @brief Initializes the TIM2 Channel2 according to the specified parameters. + * @param TIM2_OCMode specifies the Output Compare mode from @ref TIM2_OCMode_TypeDef. + * @param TIM2_OutputState specifies the Output State from @ref TIM2_OutputState_TypeDef. + * @param TIM2_Pulse specifies the Pulse width value. + * @param TIM2_OCPolarity specifies the Output Compare Polarity from @ref TIM2_OCPolarity_TypeDef. + * @retval None + */ +void TIM2_OC2Init(TIM2_OCMode_TypeDef TIM2_OCMode, + TIM2_OutputState_TypeDef TIM2_OutputState, + uint16_t TIM2_Pulse, + TIM2_OCPolarity_TypeDef TIM2_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM2_OC_MODE_OK(TIM2_OCMode)); + assert_param(IS_TIM2_OUTPUT_STATE_OK(TIM2_OutputState)); + assert_param(IS_TIM2_OC_POLARITY_OK(TIM2_OCPolarity)); + + + /* Disable the Channel 1: Reset the CCE Bit, Set the Output State, the Output Polarity */ + TIM2->CCER1 &= (uint8_t)(~( TIM2_CCER1_CC2E | TIM2_CCER1_CC2P )); + /* Set the Output State & Set the Output Polarity */ + TIM2->CCER1 |= (uint8_t)((uint8_t)(TIM2_OutputState & TIM2_CCER1_CC2E ) | + (uint8_t)(TIM2_OCPolarity & TIM2_CCER1_CC2P)); + + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~TIM2_CCMR_OCM)) | + (uint8_t)TIM2_OCMode); + + + /* Set the Pulse value */ + TIM2->CCR2H = (uint8_t)(TIM2_Pulse >> 8); + TIM2->CCR2L = (uint8_t)(TIM2_Pulse); +} + + +/** + * @brief Initializes the TIM2 Channel3 according to the specified parameters. + * @param TIM2_OCMode specifies the Output Compare mode from @ref TIM2_OCMode_TypeDef. + * @param TIM2_OutputState specifies the Output State from @ref TIM2_OutputState_TypeDef. + * @param TIM2_Pulse specifies the Pulse width value. + * @param TIM2_OCPolarity specifies the Output Compare Polarity from @ref TIM2_OCPolarity_TypeDef. + * @retval None + */ +void TIM2_OC3Init(TIM2_OCMode_TypeDef TIM2_OCMode, + TIM2_OutputState_TypeDef TIM2_OutputState, + uint16_t TIM2_Pulse, + TIM2_OCPolarity_TypeDef TIM2_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM2_OC_MODE_OK(TIM2_OCMode)); + assert_param(IS_TIM2_OUTPUT_STATE_OK(TIM2_OutputState)); + assert_param(IS_TIM2_OC_POLARITY_OK(TIM2_OCPolarity)); + /* Disable the Channel 1: Reset the CCE Bit, Set the Output State, the Output Polarity */ + TIM2->CCER2 &= (uint8_t)(~( TIM2_CCER2_CC3E | TIM2_CCER2_CC3P)); + /* Set the Output State & Set the Output Polarity */ + TIM2->CCER2 |= (uint8_t)((uint8_t)(TIM2_OutputState & TIM2_CCER2_CC3E) | + (uint8_t)(TIM2_OCPolarity & TIM2_CCER2_CC3P)); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~TIM2_CCMR_OCM)) | + (uint8_t)TIM2_OCMode); + + /* Set the Pulse value */ + TIM2->CCR3H = (uint8_t)(TIM2_Pulse >> 8); + TIM2->CCR3L = (uint8_t)(TIM2_Pulse); +} + +/** + * @brief Initializes the TIM2 peripheral according to the specified parameters. + * @param TIM2_Channel specifies the Input Capture Channel from @ref TIM2_Channel_TypeDef. + * @param TIM2_ICPolarity specifies the Input Capture Polarity from @ref TIM2_ICPolarity_TypeDef. + * @param TIM2_ICSelection specifies the Input Capture Selection from @ref TIM2_ICSelection_TypeDef. + * @param TIM2_ICPrescaler specifies the Input Capture Prescaler from @ref TIM2_ICPSC_TypeDef. + * @param TIM2_ICFilter specifies the Input Capture Filter value (value can be an integer from 0x00 to 0x0F). + * @retval None + */ +void TIM2_ICInit(TIM2_Channel_TypeDef TIM2_Channel, + TIM2_ICPolarity_TypeDef TIM2_ICPolarity, + TIM2_ICSelection_TypeDef TIM2_ICSelection, + TIM2_ICPSC_TypeDef TIM2_ICPrescaler, + uint8_t TIM2_ICFilter) +{ + /* Check the parameters */ + assert_param(IS_TIM2_CHANNEL_OK(TIM2_Channel)); + assert_param(IS_TIM2_IC_POLARITY_OK(TIM2_ICPolarity)); + assert_param(IS_TIM2_IC_SELECTION_OK(TIM2_ICSelection)); + assert_param(IS_TIM2_IC_PRESCALER_OK(TIM2_ICPrescaler)); + assert_param(IS_TIM2_IC_FILTER_OK(TIM2_ICFilter)); + + if (TIM2_Channel == TIM2_CHANNEL_1) + { + /* TI1 Configuration */ + TI1_Config((uint8_t)TIM2_ICPolarity, + (uint8_t)TIM2_ICSelection, + (uint8_t)TIM2_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM2_SetIC1Prescaler(TIM2_ICPrescaler); + } + else if (TIM2_Channel == TIM2_CHANNEL_2) + { + /* TI2 Configuration */ + TI2_Config((uint8_t)TIM2_ICPolarity, + (uint8_t)TIM2_ICSelection, + (uint8_t)TIM2_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM2_SetIC2Prescaler(TIM2_ICPrescaler); + } + else + { + /* TI3 Configuration */ + TI3_Config((uint8_t)TIM2_ICPolarity, + (uint8_t)TIM2_ICSelection, + (uint8_t)TIM2_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM2_SetIC3Prescaler(TIM2_ICPrescaler); + } +} + +/** + * @brief Configures the TIM2 peripheral in PWM Input Mode according to the specified parameters. + * @param TIM2_Channel specifies the Input Capture Channel from @ref TIM2_Channel_TypeDef. + * @param TIM2_ICPolarity specifies the Input Capture Polarity from @ref TIM2_ICPolarity_TypeDef. + * @param TIM2_ICSelection specifies the Input Capture Selection from @ref TIM2_ICSelection_TypeDef. + * @param TIM2_ICPrescaler specifies the Input Capture Prescaler from @ref TIM2_ICPSC_TypeDef. + * @param TIM2_ICFilter specifies the Input Capture Filter value (value can be an integer from 0x00 to 0x0F). + * @retval None + */ +void TIM2_PWMIConfig(TIM2_Channel_TypeDef TIM2_Channel, + TIM2_ICPolarity_TypeDef TIM2_ICPolarity, + TIM2_ICSelection_TypeDef TIM2_ICSelection, + TIM2_ICPSC_TypeDef TIM2_ICPrescaler, + uint8_t TIM2_ICFilter) +{ + uint8_t icpolarity = (uint8_t)TIM2_ICPOLARITY_RISING; + uint8_t icselection = (uint8_t)TIM2_ICSELECTION_DIRECTTI; + + /* Check the parameters */ + assert_param(IS_TIM2_PWMI_CHANNEL_OK(TIM2_Channel)); + assert_param(IS_TIM2_IC_POLARITY_OK(TIM2_ICPolarity)); + assert_param(IS_TIM2_IC_SELECTION_OK(TIM2_ICSelection)); + assert_param(IS_TIM2_IC_PRESCALER_OK(TIM2_ICPrescaler)); + + /* Select the Opposite Input Polarity */ + if (TIM2_ICPolarity != TIM2_ICPOLARITY_FALLING) + { + icpolarity = (uint8_t)TIM2_ICPOLARITY_FALLING; + } + else + { + icpolarity = (uint8_t)TIM2_ICPOLARITY_RISING; + } + + /* Select the Opposite Input */ + if (TIM2_ICSelection == TIM2_ICSELECTION_DIRECTTI) + { + icselection = (uint8_t)TIM2_ICSELECTION_INDIRECTTI; + } + else + { + icselection = (uint8_t)TIM2_ICSELECTION_DIRECTTI; + } + + if (TIM2_Channel == TIM2_CHANNEL_1) + { + /* TI1 Configuration */ + TI1_Config((uint8_t)TIM2_ICPolarity, (uint8_t)TIM2_ICSelection, + (uint8_t)TIM2_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM2_SetIC1Prescaler(TIM2_ICPrescaler); + + /* TI2 Configuration */ + TI2_Config(icpolarity, icselection, TIM2_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM2_SetIC2Prescaler(TIM2_ICPrescaler); + } + else + { + /* TI2 Configuration */ + TI2_Config((uint8_t)TIM2_ICPolarity, (uint8_t)TIM2_ICSelection, + (uint8_t)TIM2_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM2_SetIC2Prescaler(TIM2_ICPrescaler); + + /* TI1 Configuration */ + TI1_Config((uint8_t)icpolarity, icselection, (uint8_t)TIM2_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM2_SetIC1Prescaler(TIM2_ICPrescaler); + } +} + +/** + * @brief Enables or disables the TIM2 peripheral. + * @param NewState new state of the TIM2 peripheral. This parameter can + * be ENABLE or DISABLE. + * @retval None + */ +void TIM2_Cmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* set or Reset the CEN Bit */ + if (NewState != DISABLE) + { + TIM2->CR1 |= (uint8_t)TIM2_CR1_CEN; + } + else + { + TIM2->CR1 &= (uint8_t)(~TIM2_CR1_CEN); + } +} + +/** + * @brief Enables or disables the specified TIM2 interrupts. + * @param NewState new state of the TIM2 peripheral. + * This parameter can be: ENABLE or DISABLE. + * @param TIM2_IT specifies the TIM2 interrupts sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * - TIM2_IT_UPDATE: TIM2 update Interrupt source + * - TIM2_IT_CC1: TIM2 Capture Compare 1 Interrupt source + * - TIM2_IT_CC2: TIM2 Capture Compare 2 Interrupt source + * - TIM2_IT_CC3: TIM2 Capture Compare 3 Interrupt source + * @param NewState new state of the TIM2 peripheral. + * @retval None + */ +void TIM2_ITConfig(TIM2_IT_TypeDef TIM2_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM2_IT_OK(TIM2_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Interrupt sources */ + TIM2->IER |= (uint8_t)TIM2_IT; + } + else + { + /* Disable the Interrupt sources */ + TIM2->IER &= (uint8_t)(~TIM2_IT); + } +} + +/** + * @brief Enables or Disables the TIM2 Update event. + * @param NewState new state of the TIM2 peripheral Preload register. This parameter can + * be ENABLE or DISABLE. + * @retval None + */ +void TIM2_UpdateDisableConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the UDIS Bit */ + if (NewState != DISABLE) + { + TIM2->CR1 |= (uint8_t)TIM2_CR1_UDIS; + } + else + { + TIM2->CR1 &= (uint8_t)(~TIM2_CR1_UDIS); + } +} + +/** + * @brief Selects the TIM2 Update Request Interrupt source. + * @param TIM2_UpdateSource specifies the Update source. + * This parameter can be one of the following values + * - TIM2_UPDATESOURCE_REGULAR + * - TIM2_UPDATESOURCE_GLOBAL + * @retval None + */ +void TIM2_UpdateRequestConfig(TIM2_UpdateSource_TypeDef TIM2_UpdateSource) +{ + /* Check the parameters */ + assert_param(IS_TIM2_UPDATE_SOURCE_OK(TIM2_UpdateSource)); + + /* Set or Reset the URS Bit */ + if (TIM2_UpdateSource != TIM2_UPDATESOURCE_GLOBAL) + { + TIM2->CR1 |= (uint8_t)TIM2_CR1_URS; + } + else + { + TIM2->CR1 &= (uint8_t)(~TIM2_CR1_URS); + } +} + +/** + * @brief Selects the TIM2’s One Pulse Mode. + * @param TIM2_OPMode specifies the OPM Mode to be used. + * This parameter can be one of the following values + * - TIM2_OPMODE_SINGLE + * - TIM2_OPMODE_REPETITIVE + * @retval None + */ +void TIM2_SelectOnePulseMode(TIM2_OPMode_TypeDef TIM2_OPMode) +{ + /* Check the parameters */ + assert_param(IS_TIM2_OPM_MODE_OK(TIM2_OPMode)); + + /* Set or Reset the OPM Bit */ + if (TIM2_OPMode != TIM2_OPMODE_REPETITIVE) + { + TIM2->CR1 |= (uint8_t)TIM2_CR1_OPM; + } + else + { + TIM2->CR1 &= (uint8_t)(~TIM2_CR1_OPM); + } +} + +/** + * @brief Configures the TIM2 Prescaler. + * @param Prescaler specifies the Prescaler Register value + * This parameter can be one of the following values + * - TIM2_PRESCALER_1 + * - TIM2_PRESCALER_2 + * - TIM2_PRESCALER_4 + * - TIM2_PRESCALER_8 + * - TIM2_PRESCALER_16 + * - TIM2_PRESCALER_32 + * - TIM2_PRESCALER_64 + * - TIM2_PRESCALER_128 + * - TIM2_PRESCALER_256 + * - TIM2_PRESCALER_512 + * - TIM2_PRESCALER_1024 + * - TIM2_PRESCALER_2048 + * - TIM2_PRESCALER_4096 + * - TIM2_PRESCALER_8192 + * - TIM2_PRESCALER_16384 + * - TIM2_PRESCALER_32768 + * @param TIM2_PSCReloadMode specifies the TIM2 Prescaler Reload mode. + * This parameter can be one of the following values + * - TIM2_PSCRELOADMODE_IMMEDIATE: The Prescaler is loaded + * immediately. + * - TIM2_PSCRELOADMODE_UPDATE: The Prescaler is loaded at + * the update event. + * @retval None + */ +void TIM2_PrescalerConfig(TIM2_Prescaler_TypeDef Prescaler, + TIM2_PSCReloadMode_TypeDef TIM2_PSCReloadMode) +{ + /* Check the parameters */ + assert_param(IS_TIM2_PRESCALER_RELOAD_OK(TIM2_PSCReloadMode)); + assert_param(IS_TIM2_PRESCALER_OK(Prescaler)); + + /* Set the Prescaler value */ + TIM2->PSCR = (uint8_t)Prescaler; + + /* Set or reset the UG Bit */ + TIM2->EGR = (uint8_t)TIM2_PSCReloadMode; +} + +/** + * @brief Forces the TIM2 Channel1 output waveform to active or inactive level. + * @param TIM2_ForcedAction specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * - TIM2_FORCEDACTION_ACTIVE: Force active level on OC1REF + * - TIM2_FORCEDACTION_INACTIVE: Force inactive level on + * OC1REF. + * @retval None + */ +void TIM2_ForcedOC1Config(TIM2_ForcedAction_TypeDef TIM2_ForcedAction) +{ + /* Check the parameters */ + assert_param(IS_TIM2_FORCED_ACTION_OK(TIM2_ForcedAction)); + + /* Reset the OCM Bits & Configure the Forced output Mode */ + TIM2->CCMR1 = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~TIM2_CCMR_OCM)) + | (uint8_t)TIM2_ForcedAction); +} + +/** + * @brief Forces the TIM2 Channel2 output waveform to active or inactive level. + * @param TIM2_ForcedAction specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * - TIM2_FORCEDACTION_ACTIVE: Force active level on OC2REF + * - TIM2_FORCEDACTION_INACTIVE: Force inactive level on + * OC2REF. + * @retval None + */ +void TIM2_ForcedOC2Config(TIM2_ForcedAction_TypeDef TIM2_ForcedAction) +{ + /* Check the parameters */ + assert_param(IS_TIM2_FORCED_ACTION_OK(TIM2_ForcedAction)); + + /* Reset the OCM Bits & Configure the Forced output Mode */ + TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~TIM2_CCMR_OCM)) + | (uint8_t)TIM2_ForcedAction); +} + +/** + * @brief Forces the TIM2 Channel3 output waveform to active or inactive level. + * @param TIM2_ForcedAction specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * - TIM2_FORCEDACTION_ACTIVE: Force active level on OC3REF + * - TIM2_FORCEDACTION_INACTIVE: Force inactive level on + * OC3REF. + * @retval None + */ +void TIM2_ForcedOC3Config(TIM2_ForcedAction_TypeDef TIM2_ForcedAction) +{ + /* Check the parameters */ + assert_param(IS_TIM2_FORCED_ACTION_OK(TIM2_ForcedAction)); + + /* Reset the OCM Bits & Configure the Forced output Mode */ + TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~TIM2_CCMR_OCM)) + | (uint8_t)TIM2_ForcedAction); +} + +/** + * @brief Enables or disables TIM2 peripheral Preload register on ARR. + * @param NewState new state of the TIM2 peripheral Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM2_ARRPreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the ARPE Bit */ + if (NewState != DISABLE) + { + TIM2->CR1 |= (uint8_t)TIM2_CR1_ARPE; + } + else + { + TIM2->CR1 &= (uint8_t)(~TIM2_CR1_ARPE); + } +} + +/** + * @brief Enables or disables the TIM2 peripheral Preload Register on CCR1. + * @param NewState new state of the Capture Compare Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM2_OC1PreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC1PE Bit */ + if (NewState != DISABLE) + { + TIM2->CCMR1 |= (uint8_t)TIM2_CCMR_OCxPE; + } + else + { + TIM2->CCMR1 &= (uint8_t)(~TIM2_CCMR_OCxPE); + } +} + +/** + * @brief Enables or disables the TIM2 peripheral Preload Register on CCR2. + * @param NewState new state of the Capture Compare Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM2_OC2PreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC2PE Bit */ + if (NewState != DISABLE) + { + TIM2->CCMR2 |= (uint8_t)TIM2_CCMR_OCxPE; + } + else + { + TIM2->CCMR2 &= (uint8_t)(~TIM2_CCMR_OCxPE); + } +} + +/** + * @brief Enables or disables the TIM2 peripheral Preload Register on CCR3. + * @param NewState new state of the Capture Compare Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM2_OC3PreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC3PE Bit */ + if (NewState != DISABLE) + { + TIM2->CCMR3 |= (uint8_t)TIM2_CCMR_OCxPE; + } + else + { + TIM2->CCMR3 &= (uint8_t)(~TIM2_CCMR_OCxPE); + } +} + +/** + * @brief Configures the TIM2 event to be generated by software. + * @param TIM2_EventSource specifies the event source. + * This parameter can be one of the following values: + * - TIM2_EVENTSOURCE_UPDATE: TIM2 update Event source + * - TIM2_EVENTSOURCE_CC1: TIM2 Capture Compare 1 Event source + * - TIM2_EVENTSOURCE_CC2: TIM2 Capture Compare 2 Event source + * - TIM2_EVENTSOURCE_CC3: TIM2 Capture Compare 3 Event source + * @retval None + */ +void TIM2_GenerateEvent(TIM2_EventSource_TypeDef TIM2_EventSource) +{ + /* Check the parameters */ + assert_param(IS_TIM2_EVENT_SOURCE_OK(TIM2_EventSource)); + + /* Set the event sources */ + TIM2->EGR = (uint8_t)TIM2_EventSource; +} + +/** + * @brief Configures the TIM2 Channel 1 polarity. + * @param TIM2_OCPolarity specifies the OC1 Polarity. + * This parameter can be one of the following values: + * - TIM2_OCPOLARITY_LOW: Output Compare active low + * - TIM2_OCPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM2_OC1PolarityConfig(TIM2_OCPolarity_TypeDef TIM2_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM2_OC_POLARITY_OK(TIM2_OCPolarity)); + + /* Set or Reset the CC1P Bit */ + if (TIM2_OCPolarity != TIM2_OCPOLARITY_HIGH) + { + TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC1P; + } + else + { + TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1P); + } +} + +/** + * @brief Configures the TIM2 Channel 2 polarity. + * @param TIM2_OCPolarity specifies the OC2 Polarity. + * This parameter can be one of the following values: + * - TIM2_OCPOLARITY_LOW: Output Compare active low + * - TIM2_OCPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM2_OC2PolarityConfig(TIM2_OCPolarity_TypeDef TIM2_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM2_OC_POLARITY_OK(TIM2_OCPolarity)); + + /* Set or Reset the CC2P Bit */ + if (TIM2_OCPolarity != TIM2_OCPOLARITY_HIGH) + { + TIM2->CCER1 |= TIM2_CCER1_CC2P; + } + else + { + TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2P); + } +} + +/** + * @brief Configures the TIM2 Channel 3 polarity. + * @param TIM2_OCPolarity specifies the OC3 Polarity. + * This parameter can be one of the following values: + * - TIM2_OCPOLARITY_LOW: Output Compare active low + * - TIM2_OCPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM2_OC3PolarityConfig(TIM2_OCPolarity_TypeDef TIM2_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM2_OC_POLARITY_OK(TIM2_OCPolarity)); + + /* Set or Reset the CC3P Bit */ + if (TIM2_OCPolarity != TIM2_OCPOLARITY_HIGH) + { + TIM2->CCER2 |= (uint8_t)TIM2_CCER2_CC3P; + } + else + { + TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3P); + } +} + +/** + * @brief Enables or disables the TIM2 Capture Compare Channel x. + * @param TIM2_Channel specifies the TIM2 Channel. + * This parameter can be one of the following values: + * - TIM2_CHANNEL_1: TIM2 Channel1 + * - TIM2_CHANNEL_2: TIM2 Channel2 + * - TIM2_CHANNEL_3: TIM2 Channel3 + * @param NewState specifies the TIM2 Channel CCxE bit new state. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM2_CCxCmd(TIM2_Channel_TypeDef TIM2_Channel, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM2_CHANNEL_OK(TIM2_Channel)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (TIM2_Channel == TIM2_CHANNEL_1) + { + /* Set or Reset the CC1E Bit */ + if (NewState != DISABLE) + { + TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC1E; + } + else + { + TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1E); + } + + } + else if (TIM2_Channel == TIM2_CHANNEL_2) + { + /* Set or Reset the CC2E Bit */ + if (NewState != DISABLE) + { + TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC2E; + } + else + { + TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2E); + } + } + else + { + /* Set or Reset the CC3E Bit */ + if (NewState != DISABLE) + { + TIM2->CCER2 |= (uint8_t)TIM2_CCER2_CC3E; + } + else + { + TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3E); + } + } +} + +/** + * @brief Selects the TIM2 Output Compare Mode. This function disables the + * selected channel before changing the Output Compare Mode. User has to + * enable this channel using TIM2_CCxCmd and TIM2_CCxNCmd functions. + * @param TIM2_Channel specifies the TIM2 Channel. + * This parameter can be one of the following values: + * - TIM2_CHANNEL_1: TIM2 Channel1 + * - TIM2_CHANNEL_2: TIM2 Channel2 + * - TIM2_CHANNEL_3: TIM2 Channel3 + * @param TIM2_OCMode specifies the TIM2 Output Compare Mode. + * This parameter can be one of the following values: + * - TIM2_OCMODE_TIMING + * - TIM2_OCMODE_ACTIVE + * - TIM2_OCMODE_TOGGLE + * - TIM2_OCMODE_PWM1 + * - TIM2_OCMODE_PWM2 + * - TIM2_FORCEDACTION_ACTIVE + * - TIM2_FORCEDACTION_INACTIVE + * @retval None + */ +void TIM2_SelectOCxM(TIM2_Channel_TypeDef TIM2_Channel, TIM2_OCMode_TypeDef TIM2_OCMode) +{ + /* Check the parameters */ + assert_param(IS_TIM2_CHANNEL_OK(TIM2_Channel)); + assert_param(IS_TIM2_OCM_OK(TIM2_OCMode)); + + if (TIM2_Channel == TIM2_CHANNEL_1) + { + /* Disable the Channel 1: Reset the CCE Bit */ + TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1E); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM2->CCMR1 = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~TIM2_CCMR_OCM)) + | (uint8_t)TIM2_OCMode); + } + else if (TIM2_Channel == TIM2_CHANNEL_2) + { + /* Disable the Channel 2: Reset the CCE Bit */ + TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2E); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~TIM2_CCMR_OCM)) + | (uint8_t)TIM2_OCMode); + } + else + { + /* Disable the Channel 3: Reset the CCE Bit */ + TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3E); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~TIM2_CCMR_OCM)) + | (uint8_t)TIM2_OCMode); + } +} + +/** + * @brief Sets the TIM2 Counter Register value. + * @param Counter specifies the Counter register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM2_SetCounter(uint16_t Counter) +{ + /* Set the Counter Register value */ + TIM2->CNTRH = (uint8_t)(Counter >> 8); + TIM2->CNTRL = (uint8_t)(Counter); +} + +/** + * @brief Sets the TIM2 Autoreload Register value. + * @param Autoreload specifies the Autoreload register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM2_SetAutoreload(uint16_t Autoreload) +{ + /* Set the Autoreload Register value */ + TIM2->ARRH = (uint8_t)(Autoreload >> 8); + TIM2->ARRL = (uint8_t)(Autoreload); +} + +/** + * @brief Sets the TIM2 Capture Compare1 Register value. + * @param Compare1 specifies the Capture Compare1 register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM2_SetCompare1(uint16_t Compare1) +{ + /* Set the Capture Compare1 Register value */ + TIM2->CCR1H = (uint8_t)(Compare1 >> 8); + TIM2->CCR1L = (uint8_t)(Compare1); +} + +/** + * @brief Sets the TIM2 Capture Compare2 Register value. + * @param Compare2 specifies the Capture Compare2 register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM2_SetCompare2(uint16_t Compare2) +{ + /* Set the Capture Compare2 Register value */ + TIM2->CCR2H = (uint8_t)(Compare2 >> 8); + TIM2->CCR2L = (uint8_t)(Compare2); +} + +/** + * @brief Sets the TIM2 Capture Compare3 Register value. + * @param Compare3 specifies the Capture Compare3 register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM2_SetCompare3(uint16_t Compare3) +{ + /* Set the Capture Compare3 Register value */ + TIM2->CCR3H = (uint8_t)(Compare3 >> 8); + TIM2->CCR3L = (uint8_t)(Compare3); +} + +/** + * @brief Sets the TIM2 Input Capture 1 Prescaler. + * @param TIM2_IC1Prescaler specifies the Input Capture prescaler new value + * This parameter can be one of the following values: + * - TIM2_ICPSC_DIV1: no prescaler + * - TIM2_ICPSC_DIV2: capture is done once every 2 events + * - TIM2_ICPSC_DIV4: capture is done once every 4 events + * - TIM2_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM2_SetIC1Prescaler(TIM2_ICPSC_TypeDef TIM2_IC1Prescaler) +{ + /* Check the parameters */ + assert_param(IS_TIM2_IC_PRESCALER_OK(TIM2_IC1Prescaler)); + + /* Reset the IC1PSC Bits &Set the IC1PSC value */ + TIM2->CCMR1 = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~TIM2_CCMR_ICxPSC)) + | (uint8_t)TIM2_IC1Prescaler); +} + +/** + * @brief Sets the TIM2 Input Capture 2 prescaler. + * @param TIM2_IC2Prescaler specifies the Input Capture prescaler new value + * This parameter can be one of the following values: + * - TIM2_ICPSC_DIV1: no prescaler + * - TIM2_ICPSC_DIV2: capture is done once every 2 events + * - TIM2_ICPSC_DIV4: capture is done once every 4 events + * - TIM2_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM2_SetIC2Prescaler(TIM2_ICPSC_TypeDef TIM2_IC2Prescaler) +{ + /* Check the parameters */ + assert_param(IS_TIM2_IC_PRESCALER_OK(TIM2_IC2Prescaler)); + + /* Reset the IC1PSC Bits &Set the IC1PSC value */ + TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~TIM2_CCMR_ICxPSC)) + | (uint8_t)TIM2_IC2Prescaler); +} + +/** + * @brief Sets the TIM2 Input Capture 3 prescaler. + * @param TIM2_IC3Prescaler specifies the Input Capture prescaler new value + * This parameter can be one of the following values: + * - TIM2_ICPSC_DIV1: no prescaler + * - TIM2_ICPSC_DIV2: capture is done once every 2 events + * - TIM2_ICPSC_DIV4: capture is done once every 4 events + * - TIM2_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM2_SetIC3Prescaler(TIM2_ICPSC_TypeDef TIM2_IC3Prescaler) +{ + + /* Check the parameters */ + assert_param(IS_TIM2_IC_PRESCALER_OK(TIM2_IC3Prescaler)); + /* Reset the IC1PSC Bits &Set the IC1PSC value */ + TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~TIM2_CCMR_ICxPSC)) + | (uint8_t)TIM2_IC3Prescaler); +} + +/** + * @brief Gets the TIM2 Input Capture 1 value. + * @param None + * @retval Capture Compare 1 Register value. + */ +uint16_t TIM2_GetCapture1(void) +{ + /* Get the Capture 1 Register value */ + uint16_t tmpccr1 = 0; + uint8_t tmpccr1l=0, tmpccr1h=0; + + tmpccr1h = TIM2->CCR1H; + tmpccr1l = TIM2->CCR1L; + + tmpccr1 = (uint16_t)(tmpccr1l); + tmpccr1 |= (uint16_t)((uint16_t)tmpccr1h << 8); + /* Get the Capture 1 Register value */ + return (uint16_t)tmpccr1; +} + +/** + * @brief Gets the TIM2 Input Capture 2 value. + * @param None + * @retval Capture Compare 2 Register value. + */ +uint16_t TIM2_GetCapture2(void) +{ + /* Get the Capture 2 Register value */ + uint16_t tmpccr2 = 0; + uint8_t tmpccr2l=0, tmpccr2h=0; + + tmpccr2h = TIM2->CCR2H; + tmpccr2l = TIM2->CCR2L; + + tmpccr2 = (uint16_t)(tmpccr2l); + tmpccr2 |= (uint16_t)((uint16_t)tmpccr2h << 8); + /* Get the Capture 2 Register value */ + return (uint16_t)tmpccr2; +} + +/** + * @brief Gets the TIM2 Input Capture 3 value. + * @param None + * @retval Capture Compare 3 Register value. + */ +uint16_t TIM2_GetCapture3(void) +{ + /* Get the Capture 3 Register value */ + uint16_t tmpccr3 = 0; + uint8_t tmpccr3l=0, tmpccr3h=0; + + tmpccr3h = TIM2->CCR3H; + tmpccr3l = TIM2->CCR3L; + + tmpccr3 = (uint16_t)(tmpccr3l); + tmpccr3 |= (uint16_t)((uint16_t)tmpccr3h << 8); + /* Get the Capture 3 Register value */ + return (uint16_t)tmpccr3; +} + +/** + * @brief Gets the TIM2 Counter value. + * @param None + * @retval Counter Register value. + */ +uint16_t TIM2_GetCounter(void) +{ + uint16_t tmpcntr = 0; + + tmpcntr = ((uint16_t)TIM2->CNTRH << 8); + /* Get the Counter Register value */ + return (uint16_t)( tmpcntr| (uint16_t)(TIM2->CNTRL)); +} + +/** + * @brief Gets the TIM2 Prescaler value. + * @param None + * @retval Prescaler Register configuration value @ref TIM2_Prescaler_TypeDef. + */ +TIM2_Prescaler_TypeDef TIM2_GetPrescaler(void) +{ + /* Get the Prescaler Register value */ + return (TIM2_Prescaler_TypeDef)(TIM2->PSCR); +} + +/** + * @brief Checks whether the specified TIM2 flag is set or not. + * @param TIM2_FLAG specifies the flag to check. + * This parameter can be one of the following values: + * - TIM2_FLAG_UPDATE: TIM2 update Flag + * - TIM2_FLAG_CC1: TIM2 Capture Compare 1 Flag + * - TIM2_FLAG_CC2: TIM2 Capture Compare 2 Flag + * - TIM2_FLAG_CC3: TIM2 Capture Compare 3 Flag + * - TIM2_FLAG_CC1OF: TIM2 Capture Compare 1 over capture Flag + * - TIM2_FLAG_CC2OF: TIM2 Capture Compare 2 over capture Flag + * - TIM2_FLAG_CC3OF: TIM2 Capture Compare 3 over capture Flag + * @retval FlagStatus The new state of TIM2_FLAG (SET or RESET). + */ +FlagStatus TIM2_GetFlagStatus(TIM2_FLAG_TypeDef TIM2_FLAG) +{ + FlagStatus bitstatus = RESET; + uint8_t tim2_flag_l = 0, tim2_flag_h = 0; + + /* Check the parameters */ + assert_param(IS_TIM2_GET_FLAG_OK(TIM2_FLAG)); + + tim2_flag_l = (uint8_t)(TIM2->SR1 & (uint8_t)TIM2_FLAG); + tim2_flag_h = (uint8_t)((uint16_t)TIM2_FLAG >> 8); + + if ((tim2_flag_l | (uint8_t)(TIM2->SR2 & tim2_flag_h)) != (uint8_t)RESET ) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return (FlagStatus)bitstatus; +} + +/** + * @brief Clears the TIM2’s pending flags. + * @param TIM2_FLAG specifies the flag to clear. + * This parameter can be one of the following values: + * - TIM2_FLAG_UPDATE: TIM2 update Flag + * - TIM2_FLAG_CC1: TIM2 Capture Compare 1 Flag + * - TIM2_FLAG_CC2: TIM2 Capture Compare 2 Flag + * - TIM2_FLAG_CC3: TIM2 Capture Compare 3 Flag + * - TIM2_FLAG_CC1OF: TIM2 Capture Compare 1 over capture Flag + * - TIM2_FLAG_CC2OF: TIM2 Capture Compare 2 over capture Flag + * - TIM2_FLAG_CC3OF: TIM2 Capture Compare 3 over capture Flag + * @retval None. + */ +void TIM2_ClearFlag(TIM2_FLAG_TypeDef TIM2_FLAG) +{ + /* Check the parameters */ + assert_param(IS_TIM2_CLEAR_FLAG_OK(TIM2_FLAG)); + + /* Clear the flags (rc_w0) clear this bit by writing 0. Writing ‘1’ has no effect*/ + TIM2->SR1 = (uint8_t)(~((uint8_t)(TIM2_FLAG))); + TIM2->SR2 = (uint8_t)(~((uint8_t)((uint8_t)TIM2_FLAG >> 8))); +} + +/** + * @brief Checks whether the TIM2 interrupt has occurred or not. + * @param TIM2_IT specifies the TIM2 interrupt source to check. + * This parameter can be one of the following values: + * - TIM2_IT_UPDATE: TIM2 update Interrupt source + * - TIM2_IT_CC1: TIM2 Capture Compare 1 Interrupt source + * - TIM2_IT_CC2: TIM2 Capture Compare 2 Interrupt source + * - TIM2_IT_CC3: TIM2 Capture Compare 3 Interrupt source + * @retval ITStatus The new state of the TIM2_IT(SET or RESET). + */ +ITStatus TIM2_GetITStatus(TIM2_IT_TypeDef TIM2_IT) +{ + ITStatus bitstatus = RESET; + uint8_t TIM2_itStatus = 0, TIM2_itEnable = 0; + + /* Check the parameters */ + assert_param(IS_TIM2_GET_IT_OK(TIM2_IT)); + + TIM2_itStatus = (uint8_t)(TIM2->SR1 & TIM2_IT); + + TIM2_itEnable = (uint8_t)(TIM2->IER & TIM2_IT); + + if ((TIM2_itStatus != (uint8_t)RESET ) && (TIM2_itEnable != (uint8_t)RESET )) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return (ITStatus)(bitstatus); +} + +/** + * @brief Clears the TIM2's interrupt pending bits. + * @param TIM2_IT specifies the pending bit to clear. + * This parameter can be one of the following values: + * - TIM2_IT_UPDATE: TIM2 update Interrupt source + * - TIM2_IT_CC1: TIM2 Capture Compare 1 Interrupt source + * - TIM2_IT_CC2: TIM2 Capture Compare 2 Interrupt source + * - TIM2_IT_CC3: TIM2 Capture Compare 3 Interrupt source + * @retval None. + */ +void TIM2_ClearITPendingBit(TIM2_IT_TypeDef TIM2_IT) +{ + /* Check the parameters */ + assert_param(IS_TIM2_IT_OK(TIM2_IT)); + + /* Clear the IT pending Bit */ + TIM2->SR1 = (uint8_t)(~TIM2_IT); +} + +/** + * @brief Configure the TI1 as Input. + * @param TIM2_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * - TIM2_ICPOLARITY_FALLING + * - TIM2_ICPOLARITY_RISING + * @param TIM2_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * - TIM2_ICSELECTION_DIRECTTI: TIM2 Input 1 is selected to + * be connected to IC1. + * - TIM2_ICSELECTION_INDIRECTTI: TIM2 Input 1 is selected to + * be connected to IC2. + * @param TIM2_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI1_Config(uint8_t TIM2_ICPolarity, + uint8_t TIM2_ICSelection, + uint8_t TIM2_ICFilter) +{ + /* Disable the Channel 1: Reset the CCE Bit */ + TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1E); + + /* Select the Input and set the filter */ + TIM2->CCMR1 = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~(uint8_t)( TIM2_CCMR_CCxS | TIM2_CCMR_ICxF ))) + | (uint8_t)(((TIM2_ICSelection)) | ((uint8_t)( TIM2_ICFilter << 4)))); + + /* Select the Polarity */ + if (TIM2_ICPolarity != TIM2_ICPOLARITY_RISING) + { + TIM2->CCER1 |= TIM2_CCER1_CC1P; + } + else + { + TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1P); + } + /* Set the CCE Bit */ + TIM2->CCER1 |= TIM2_CCER1_CC1E; +} + +/** + * @brief Configure the TI2 as Input. + * @param TIM2_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * - TIM2_ICPOLARITY_FALLING + * - TIM2_ICPOLARITY_RISING + * @param TIM2_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * - TIM2_ICSELECTION_DIRECTTI: TIM2 Input 2 is selected to + * be connected to IC2. + * - TIM2_ICSELECTION_INDIRECTTI: TIM2 Input 2 is selected to + * be connected to IC1. + * @param TIM2_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI2_Config(uint8_t TIM2_ICPolarity, + uint8_t TIM2_ICSelection, + uint8_t TIM2_ICFilter) +{ + /* Disable the Channel 2: Reset the CCE Bit */ + TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2E); + + /* Select the Input and set the filter */ + TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~(uint8_t)( TIM2_CCMR_CCxS | TIM2_CCMR_ICxF ))) + | (uint8_t)(( (TIM2_ICSelection)) | ((uint8_t)( TIM2_ICFilter << 4)))); + + + /* Select the Polarity */ + if (TIM2_ICPolarity != TIM2_ICPOLARITY_RISING) + { + TIM2->CCER1 |= TIM2_CCER1_CC2P; + } + else + { + TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2P); + } + + /* Set the CCE Bit */ + TIM2->CCER1 |= TIM2_CCER1_CC2E; +} + +/** + * @brief Configure the TI3 as Input. + * @param TIM2_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * - TIM2_ICPOLARITY_FALLING + * - TIM2_ICPOLARITY_RISING + * @param TIM2_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * - TIM2_ICSELECTION_DIRECTTI: TIM2 Input 3 is selected to + * be connected to IC3. + * @param TIM2_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI3_Config(uint8_t TIM2_ICPolarity, uint8_t TIM2_ICSelection, + uint8_t TIM2_ICFilter) +{ + /* Disable the Channel 3: Reset the CCE Bit */ + TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3E); + + /* Select the Input and set the filter */ + TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~( TIM2_CCMR_CCxS | TIM2_CCMR_ICxF))) + | (uint8_t)(( (TIM2_ICSelection)) | ((uint8_t)( TIM2_ICFilter << 4)))); + + + /* Select the Polarity */ + if (TIM2_ICPolarity != TIM2_ICPOLARITY_RISING) + { + TIM2->CCER2 |= TIM2_CCER2_CC3P; + } + else + { + TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3P); + } + /* Set the CCE Bit */ + TIM2->CCER2 |= TIM2_CCER2_CC3E; +} + +/** + * @} + */ + + /** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_tim3.c b/LOCK_STM8_BF/lib/src/stm8s_tim3.c new file mode 100644 index 0000000..e69700c --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_tim3.c @@ -0,0 +1,1044 @@ +/** + ****************************************************************************** + * @file stm8s_tim3.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the TIM3 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_tim3.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void TI1_Config(uint8_t TIM3_ICPolarity, uint8_t TIM3_ICSelection, uint8_t TIM3_ICFilter); +static void TI2_Config(uint8_t TIM3_ICPolarity, uint8_t TIM3_ICSelection, uint8_t TIM3_ICFilter); +/** + * @addtogroup TIM3_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the TIM3 peripheral registers to their default reset values. + * @param None + * @retval None + */ +void TIM3_DeInit(void) +{ + TIM3->CR1 = (uint8_t)TIM3_CR1_RESET_VALUE; + TIM3->IER = (uint8_t)TIM3_IER_RESET_VALUE; + TIM3->SR2 = (uint8_t)TIM3_SR2_RESET_VALUE; + + /* Disable channels */ + TIM3->CCER1 = (uint8_t)TIM3_CCER1_RESET_VALUE; + + /* Then reset channel registers: it also works if lock level is equal to 2 or 3 */ + TIM3->CCER1 = (uint8_t)TIM3_CCER1_RESET_VALUE; + TIM3->CCMR1 = (uint8_t)TIM3_CCMR1_RESET_VALUE; + TIM3->CCMR2 = (uint8_t)TIM3_CCMR2_RESET_VALUE; + TIM3->CNTRH = (uint8_t)TIM3_CNTRH_RESET_VALUE; + TIM3->CNTRL = (uint8_t)TIM3_CNTRL_RESET_VALUE; + TIM3->PSCR = (uint8_t)TIM3_PSCR_RESET_VALUE; + TIM3->ARRH = (uint8_t)TIM3_ARRH_RESET_VALUE; + TIM3->ARRL = (uint8_t)TIM3_ARRL_RESET_VALUE; + TIM3->CCR1H = (uint8_t)TIM3_CCR1H_RESET_VALUE; + TIM3->CCR1L = (uint8_t)TIM3_CCR1L_RESET_VALUE; + TIM3->CCR2H = (uint8_t)TIM3_CCR2H_RESET_VALUE; + TIM3->CCR2L = (uint8_t)TIM3_CCR2L_RESET_VALUE; + TIM3->SR1 = (uint8_t)TIM3_SR1_RESET_VALUE; +} + +/** + * @brief Initializes the TIM3 Time Base Unit according to the specified parameters. + * @param TIM3_Prescaler specifies the Prescaler from TIM3_Prescaler_TypeDef. + * @param TIM3_Period specifies the Period value. + * @retval None + */ +void TIM3_TimeBaseInit( TIM3_Prescaler_TypeDef TIM3_Prescaler, + uint16_t TIM3_Period) +{ + /* Set the Prescaler value */ + TIM3->PSCR = (uint8_t)(TIM3_Prescaler); + /* Set the Autoreload value */ + TIM3->ARRH = (uint8_t)(TIM3_Period >> 8); + TIM3->ARRL = (uint8_t)(TIM3_Period); +} + +/** + * @brief Initializes the TIM3 Channel1 according to the specified parameters. + * @param TIM3_OCMode specifies the Output Compare mode from @ref TIM3_OCMode_TypeDef. + * @param TIM3_OutputState specifies the Output State from @ref TIM3_OutputState_TypeDef. + * @param TIM3_Pulse specifies the Pulse width value. + * @param TIM3_OCPolarity specifies the Output Compare Polarity from @ref TIM3_OCPolarity_TypeDef. + * @retval None + */ +void TIM3_OC1Init(TIM3_OCMode_TypeDef TIM3_OCMode, + TIM3_OutputState_TypeDef TIM3_OutputState, + uint16_t TIM3_Pulse, + TIM3_OCPolarity_TypeDef TIM3_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM3_OC_MODE_OK(TIM3_OCMode)); + assert_param(IS_TIM3_OUTPUT_STATE_OK(TIM3_OutputState)); + assert_param(IS_TIM3_OC_POLARITY_OK(TIM3_OCPolarity)); + + /* Disable the Channel 1: Reset the CCE Bit, Set the Output State , the Output Polarity */ + TIM3->CCER1 &= (uint8_t)(~( TIM3_CCER1_CC1E | TIM3_CCER1_CC1P)); + /* Set the Output State & Set the Output Polarity */ + TIM3->CCER1 |= (uint8_t)((uint8_t)(TIM3_OutputState & TIM3_CCER1_CC1E ) | (uint8_t)(TIM3_OCPolarity & TIM3_CCER1_CC1P )); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM3->CCMR1 = (uint8_t)((uint8_t)(TIM3->CCMR1 & (uint8_t)(~TIM3_CCMR_OCM)) | (uint8_t)TIM3_OCMode); + + /* Set the Pulse value */ + TIM3->CCR1H = (uint8_t)(TIM3_Pulse >> 8); + TIM3->CCR1L = (uint8_t)(TIM3_Pulse); +} + +/** + * @brief Initializes the TIM3 Channel2 according to the specified parameters. + * @param TIM3_OCMode specifies the Output Compare mode from @ref TIM3_OCMode_TypeDef. + * @param TIM3_OutputState specifies the Output State from @ref TIM3_OutputState_TypeDef. + * @param TIM3_Pulse specifies the Pulse width value. + * @param TIM3_OCPolarity specifies the Output Compare Polarity from @ref TIM3_OCPolarity_TypeDef. + * @retval None + */ +void TIM3_OC2Init(TIM3_OCMode_TypeDef TIM3_OCMode, + TIM3_OutputState_TypeDef TIM3_OutputState, + uint16_t TIM3_Pulse, + TIM3_OCPolarity_TypeDef TIM3_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM3_OC_MODE_OK(TIM3_OCMode)); + assert_param(IS_TIM3_OUTPUT_STATE_OK(TIM3_OutputState)); + assert_param(IS_TIM3_OC_POLARITY_OK(TIM3_OCPolarity)); + + + /* Disable the Channel 1: Reset the CCE Bit, Set the Output State, the Output Polarity */ + TIM3->CCER1 &= (uint8_t)(~( TIM3_CCER1_CC2E | TIM3_CCER1_CC2P )); + /* Set the Output State & Set the Output Polarity */ + TIM3->CCER1 |= (uint8_t)((uint8_t)(TIM3_OutputState & TIM3_CCER1_CC2E ) | (uint8_t)(TIM3_OCPolarity & TIM3_CCER1_CC2P )); + + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM3->CCMR2 = (uint8_t)((uint8_t)(TIM3->CCMR2 & (uint8_t)(~TIM3_CCMR_OCM)) | (uint8_t)TIM3_OCMode); + + + /* Set the Pulse value */ + TIM3->CCR2H = (uint8_t)(TIM3_Pulse >> 8); + TIM3->CCR2L = (uint8_t)(TIM3_Pulse); +} + +/** + * @brief Initializes the TIM3 peripheral according to the specified parameters. + * @param TIM3_Channel specifies the Input Capture Channel from @ref TIM3_Channel_TypeDef. + * @param TIM3_ICPolarity specifies the Input Capture Polarity from @ref TIM3_ICPolarity_TypeDef. + * @param TIM3_ICSelection specifies the Input Capture Selection from @ref TIM3_ICSelection_TypeDef. + * @param TIM3_ICPrescaler specifies the Input Capture Prescaler from @ref TIM3_ICPSC_TypeDef. + * @param TIM3_ICFilter specifies the Input Capture Filter value (value can be an integer from 0x00 to 0x0F). + * @retval None + */ +void TIM3_ICInit(TIM3_Channel_TypeDef TIM3_Channel, + TIM3_ICPolarity_TypeDef TIM3_ICPolarity, + TIM3_ICSelection_TypeDef TIM3_ICSelection, + TIM3_ICPSC_TypeDef TIM3_ICPrescaler, + uint8_t TIM3_ICFilter) +{ + /* Check the parameters */ + assert_param(IS_TIM3_CHANNEL_OK(TIM3_Channel)); + assert_param(IS_TIM3_IC_POLARITY_OK(TIM3_ICPolarity)); + assert_param(IS_TIM3_IC_SELECTION_OK(TIM3_ICSelection)); + assert_param(IS_TIM3_IC_PRESCALER_OK(TIM3_ICPrescaler)); + assert_param(IS_TIM3_IC_FILTER_OK(TIM3_ICFilter)); + + if (TIM3_Channel != TIM3_CHANNEL_2) + { + /* TI1 Configuration */ + TI1_Config((uint8_t)TIM3_ICPolarity, + (uint8_t)TIM3_ICSelection, + (uint8_t)TIM3_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM3_SetIC1Prescaler(TIM3_ICPrescaler); + } + else + { + /* TI2 Configuration */ + TI2_Config((uint8_t)TIM3_ICPolarity, + (uint8_t)TIM3_ICSelection, + (uint8_t)TIM3_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM3_SetIC2Prescaler(TIM3_ICPrescaler); + } +} + +/** + * @brief Configures the TIM3 peripheral in PWM Input Mode according to the specified parameters. + * @param TIM3_Channel specifies the Input Capture Channel from @ref TIM3_Channel_TypeDef. + * @param TIM3_ICPolarity specifies the Input Capture Polarity from @ref TIM3_ICPolarity_TypeDef. + * @param TIM3_ICSelection specifies the Input Capture Selection from @ref TIM3_ICSelection_TypeDef. + * @param TIM3_ICPrescaler specifies the Input Capture Prescaler from @ref TIM3_ICPSC_TypeDef. + * @param TIM3_ICFilter specifies the Input Capture Filter value (value can be an integer from 0x00 to 0x0F). + * @retval None + */ +void TIM3_PWMIConfig(TIM3_Channel_TypeDef TIM3_Channel, + TIM3_ICPolarity_TypeDef TIM3_ICPolarity, + TIM3_ICSelection_TypeDef TIM3_ICSelection, + TIM3_ICPSC_TypeDef TIM3_ICPrescaler, + uint8_t TIM3_ICFilter) +{ + uint8_t icpolarity = (uint8_t)TIM3_ICPOLARITY_RISING; + uint8_t icselection = (uint8_t)TIM3_ICSELECTION_DIRECTTI; + + /* Check the parameters */ + assert_param(IS_TIM3_PWMI_CHANNEL_OK(TIM3_Channel)); + assert_param(IS_TIM3_IC_POLARITY_OK(TIM3_ICPolarity)); + assert_param(IS_TIM3_IC_SELECTION_OK(TIM3_ICSelection)); + assert_param(IS_TIM3_IC_PRESCALER_OK(TIM3_ICPrescaler)); + + /* Select the Opposite Input Polarity */ + if (TIM3_ICPolarity != TIM3_ICPOLARITY_FALLING) + { + icpolarity = (uint8_t)TIM3_ICPOLARITY_FALLING; + } + else + { + icpolarity = (uint8_t)TIM3_ICPOLARITY_RISING; + } + + /* Select the Opposite Input */ + if (TIM3_ICSelection == TIM3_ICSELECTION_DIRECTTI) + { + icselection = (uint8_t)TIM3_ICSELECTION_INDIRECTTI; + } + else + { + icselection = (uint8_t)TIM3_ICSELECTION_DIRECTTI; + } + + if (TIM3_Channel != TIM3_CHANNEL_2) + { + /* TI1 Configuration */ + TI1_Config((uint8_t)TIM3_ICPolarity, (uint8_t)TIM3_ICSelection, + (uint8_t)TIM3_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM3_SetIC1Prescaler(TIM3_ICPrescaler); + + /* TI2 Configuration */ + TI2_Config(icpolarity, icselection, TIM3_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM3_SetIC2Prescaler(TIM3_ICPrescaler); + } + else + { + /* TI2 Configuration */ + TI2_Config((uint8_t)TIM3_ICPolarity, (uint8_t)TIM3_ICSelection, + (uint8_t)TIM3_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM3_SetIC2Prescaler(TIM3_ICPrescaler); + + /* TI1 Configuration */ + TI1_Config(icpolarity, icselection, TIM3_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM3_SetIC1Prescaler(TIM3_ICPrescaler); + } +} + +/** + * @brief Enables or disables the TIM3 peripheral. + * @param NewState new state of the TIM3 peripheral. This parameter can + * be ENABLE or DISABLE. + * @retval None + */ +void TIM3_Cmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* set or Reset the CEN Bit */ + if (NewState != DISABLE) + { + TIM3->CR1 |= (uint8_t)TIM3_CR1_CEN; + } + else + { + TIM3->CR1 &= (uint8_t)(~TIM3_CR1_CEN); + } +} + +/** + * @brief Enables or disables the specified TIM3 interrupts. + * @param NewState new state of the TIM3 peripheral. + * This parameter can be: ENABLE or DISABLE. + * @param TIM3_IT specifies the TIM3 interrupts sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * - TIM3_IT_UPDATE: TIM3 update Interrupt source + * - TIM3_IT_CC1: TIM3 Capture Compare 1 Interrupt source + * - TIM3_IT_CC2: TIM3 Capture Compare 2 Interrupt source + * - TIM3_IT_CC3: TIM3 Capture Compare 3 Interrupt source + * @param NewState new state of the TIM3 peripheral. * @retval None + */ +void TIM3_ITConfig(TIM3_IT_TypeDef TIM3_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM3_IT_OK(TIM3_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Interrupt sources */ + TIM3->IER |= (uint8_t)TIM3_IT; + } + else + { + /* Disable the Interrupt sources */ + TIM3->IER &= (uint8_t)(~TIM3_IT); + } +} + +/** + * @brief Enables or Disables the TIM3 Update event. + * @param NewState new state of the TIM3 peripheral Preload register. This parameter can + * be ENABLE or DISABLE. + * @retval None + */ +void TIM3_UpdateDisableConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the UDIS Bit */ + if (NewState != DISABLE) + { + TIM3->CR1 |= TIM3_CR1_UDIS; + } + else + { + TIM3->CR1 &= (uint8_t)(~TIM3_CR1_UDIS); + } +} + +/** + * @brief Selects the TIM3 Update Request Interrupt source. + * @param TIM3_UpdateSource specifies the Update source. + * This parameter can be one of the following values + * - TIM3_UPDATESOURCE_REGULAR + * - TIM3_UPDATESOURCE_GLOBAL + * @retval None + */ +void TIM3_UpdateRequestConfig(TIM3_UpdateSource_TypeDef TIM3_UpdateSource) +{ + /* Check the parameters */ + assert_param(IS_TIM3_UPDATE_SOURCE_OK(TIM3_UpdateSource)); + + /* Set or Reset the URS Bit */ + if (TIM3_UpdateSource != TIM3_UPDATESOURCE_GLOBAL) + { + TIM3->CR1 |= TIM3_CR1_URS; + } + else + { + TIM3->CR1 &= (uint8_t)(~TIM3_CR1_URS); + } +} + +/** + * @brief Selects the TIM3’s One Pulse Mode. + * @param TIM3_OPMode specifies the OPM Mode to be used. + * This parameter can be one of the following values + * - TIM3_OPMODE_SINGLE + * - TIM3_OPMODE_REPETITIVE + * @retval None + */ +void TIM3_SelectOnePulseMode(TIM3_OPMode_TypeDef TIM3_OPMode) +{ + /* Check the parameters */ + assert_param(IS_TIM3_OPM_MODE_OK(TIM3_OPMode)); + + /* Set or Reset the OPM Bit */ + if (TIM3_OPMode != TIM3_OPMODE_REPETITIVE) + { + TIM3->CR1 |= TIM3_CR1_OPM; + } + else + { + TIM3->CR1 &= (uint8_t)(~TIM3_CR1_OPM); + } +} + +/** + * @brief Configures the TIM3 Prescaler. + * @param Prescaler specifies the Prescaler Register value + * This parameter can be one of the following values + * - TIM3_PRESCALER_1 + * - TIM3_PRESCALER_2 + * - TIM3_PRESCALER_4 + * - TIM3_PRESCALER_8 + * - TIM3_PRESCALER_16 + * - TIM3_PRESCALER_32 + * - TIM3_PRESCALER_64 + * - TIM3_PRESCALER_128 + * - TIM3_PRESCALER_256 + * - TIM3_PRESCALER_512 + * - TIM3_PRESCALER_1024 + * - TIM3_PRESCALER_2048 + * - TIM3_PRESCALER_4096 + * - TIM3_PRESCALER_8192 + * - TIM3_PRESCALER_16384 + * - TIM3_PRESCALER_32768 + * @param TIM3_PSCReloadMode specifies the TIM3 Prescaler Reload mode. + * This parameter can be one of the following values + * - TIM3_PSCRELOADMODE_IMMEDIATE: The Prescaler is loaded + * immediately. + * - TIM3_PSCRELOADMODE_UPDATE: The Prescaler is loaded at + * the update event. + * @retval None + */ +void TIM3_PrescalerConfig(TIM3_Prescaler_TypeDef Prescaler, + TIM3_PSCReloadMode_TypeDef TIM3_PSCReloadMode) +{ + /* Check the parameters */ + assert_param(IS_TIM3_PRESCALER_RELOAD_OK(TIM3_PSCReloadMode)); + assert_param(IS_TIM3_PRESCALER_OK(Prescaler)); + + /* Set the Prescaler value */ + TIM3->PSCR = (uint8_t)Prescaler; + + /* Set or reset the UG Bit */ + TIM3->EGR = (uint8_t)TIM3_PSCReloadMode; +} + +/** + * @brief Forces the TIM3 Channel1 output waveform to active or inactive level. + * @param TIM3_ForcedAction specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * - TIM3_FORCEDACTION_ACTIVE: Force active level on OC1REF + * - TIM3_FORCEDACTION_INACTIVE: Force inactive level on + * OC1REF. + * @retval None + */ +void TIM3_ForcedOC1Config(TIM3_ForcedAction_TypeDef TIM3_ForcedAction) +{ + /* Check the parameters */ + assert_param(IS_TIM3_FORCED_ACTION_OK(TIM3_ForcedAction)); + + /* Reset the OCM Bits & Configure the Forced output Mode */ + TIM3->CCMR1 = (uint8_t)((uint8_t)(TIM3->CCMR1 & (uint8_t)(~TIM3_CCMR_OCM)) | (uint8_t)TIM3_ForcedAction); +} + +/** + * @brief Forces the TIM3 Channel2 output waveform to active or inactive level. + * @param TIM3_ForcedAction specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * - TIM3_FORCEDACTION_ACTIVE: Force active level on OC2REF + * - TIM3_FORCEDACTION_INACTIVE: Force inactive level on + * OC2REF. + * @retval None + */ +void TIM3_ForcedOC2Config(TIM3_ForcedAction_TypeDef TIM3_ForcedAction) +{ + /* Check the parameters */ + assert_param(IS_TIM3_FORCED_ACTION_OK(TIM3_ForcedAction)); + + /* Reset the OCM Bits & Configure the Forced output Mode */ + TIM3->CCMR2 = (uint8_t)((uint8_t)(TIM3->CCMR2 & (uint8_t)(~TIM3_CCMR_OCM)) | (uint8_t)TIM3_ForcedAction); +} + +/** + * @brief Enables or disables TIM3 peripheral Preload register on ARR. + * @param NewState new state of the TIM3 peripheral Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM3_ARRPreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the ARPE Bit */ + if (NewState != DISABLE) + { + TIM3->CR1 |= TIM3_CR1_ARPE; + } + else + { + TIM3->CR1 &= (uint8_t)(~TIM3_CR1_ARPE); + } +} + +/** + * @brief Enables or disables the TIM3 peripheral Preload Register on CCR1. + * @param NewState new state of the Capture Compare Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM3_OC1PreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC1PE Bit */ + if (NewState != DISABLE) + { + TIM3->CCMR1 |= TIM3_CCMR_OCxPE; + } + else + { + TIM3->CCMR1 &= (uint8_t)(~TIM3_CCMR_OCxPE); + } +} + +/** + * @brief Enables or disables the TIM3 peripheral Preload Register on CCR2. + * @param NewState new state of the Capture Compare Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM3_OC2PreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC2PE Bit */ + if (NewState != DISABLE) + { + TIM3->CCMR2 |= TIM3_CCMR_OCxPE; + } + else + { + TIM3->CCMR2 &= (uint8_t)(~TIM3_CCMR_OCxPE); + } +} + +/** + * @brief Configures the TIM3 event to be generated by software. + * @param TIM3_EventSource specifies the event source. + * This parameter can be one of the following values: + * - TIM3_EVENTSOURCE_UPDATE: TIM3 update Event source + * - TIM3_EVENTSOURCE_CC1: TIM3 Capture Compare 1 Event source + * - TIM3_EVENTSOURCE_CC2: TIM3 Capture Compare 2 Event source + * @retval None + */ +void TIM3_GenerateEvent(TIM3_EventSource_TypeDef TIM3_EventSource) +{ + /* Check the parameters */ + assert_param(IS_TIM3_EVENT_SOURCE_OK(TIM3_EventSource)); + + /* Set the event sources */ + TIM3->EGR = (uint8_t)TIM3_EventSource; +} + +/** + * @brief Configures the TIM3 Channel 1 polarity. + * @param TIM3_OCPolarity specifies the OC1 Polarity. + * This parameter can be one of the following values: + * - TIM3_OCPOLARITY_LOW: Output Compare active low + * - TIM3_OCPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM3_OC1PolarityConfig(TIM3_OCPolarity_TypeDef TIM3_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM3_OC_POLARITY_OK(TIM3_OCPolarity)); + + /* Set or Reset the CC1P Bit */ + if (TIM3_OCPolarity != TIM3_OCPOLARITY_HIGH) + { + TIM3->CCER1 |= TIM3_CCER1_CC1P; + } + else + { + TIM3->CCER1 &= (uint8_t)(~TIM3_CCER1_CC1P); + } +} + +/** + * @brief Configures the TIM3 Channel 2 polarity. + * @param TIM3_OCPolarity specifies the OC2 Polarity. + * This parameter can be one of the following values: + * - TIM3_OCPOLARITY_LOW: Output Compare active low + * - TIM3_OCPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM3_OC2PolarityConfig(TIM3_OCPolarity_TypeDef TIM3_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM3_OC_POLARITY_OK(TIM3_OCPolarity)); + + /* Set or Reset the CC2P Bit */ + if (TIM3_OCPolarity != TIM3_OCPOLARITY_HIGH) + { + TIM3->CCER1 |= TIM3_CCER1_CC2P; + } + else + { + TIM3->CCER1 &= (uint8_t)(~TIM3_CCER1_CC2P); + } +} + +/** + * @brief Enables or disables the TIM3 Capture Compare Channel x. + * @param TIM3_Channel specifies the TIM3 Channel. + * This parameter can be one of the following values: + * - TIM3_CHANNEL_1: TIM3 Channel1 + * - TIM3_CHANNEL_2: TIM3 Channel2 + * @param NewState specifies the TIM3 Channel CCxE bit new state. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM3_CCxCmd(TIM3_Channel_TypeDef TIM3_Channel, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM3_CHANNEL_OK(TIM3_Channel)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (TIM3_Channel == TIM3_CHANNEL_1) + { + /* Set or Reset the CC1E Bit */ + if (NewState != DISABLE) + { + TIM3->CCER1 |= TIM3_CCER1_CC1E; + } + else + { + TIM3->CCER1 &= (uint8_t)(~TIM3_CCER1_CC1E); + } + + } + else + { + /* Set or Reset the CC2E Bit */ + if (NewState != DISABLE) + { + TIM3->CCER1 |= TIM3_CCER1_CC2E; + } + else + { + TIM3->CCER1 &= (uint8_t)(~TIM3_CCER1_CC2E); + } + } +} + +/** + * @brief Selects the TIM3 Output Compare Mode. This function disables the + * selected channel before changing the Output Compare Mode. User has to + * enable this channel using TIM3_CCxCmd and TIM3_CCxNCmd functions. + * @param TIM3_Channel specifies the TIM3 Channel. + * This parameter can be one of the following values: + * - TIM3_CHANNEL_1: TIM3 Channel1 + * - TIM3_CHANNEL_2: TIM3 Channel2 + * @param TIM3_OCMode specifies the TIM3 Output Compare Mode. + * This parameter can be one of the following values: + * - TIM3_OCMODE_TIMING + * - TIM3_OCMODE_ACTIVE + * - TIM3_OCMODE_TOGGLE + * - TIM3_OCMODE_PWM1 + * - TIM3_OCMODE_PWM2 + * - TIM3_FORCEDACTION_ACTIVE + * - TIM3_FORCEDACTION_INACTIVE + * @retval None + */ +void TIM3_SelectOCxM(TIM3_Channel_TypeDef TIM3_Channel, TIM3_OCMode_TypeDef TIM3_OCMode) +{ + /* Check the parameters */ + assert_param(IS_TIM3_CHANNEL_OK(TIM3_Channel)); + assert_param(IS_TIM3_OCM_OK(TIM3_OCMode)); + + if (TIM3_Channel == TIM3_CHANNEL_1) + { + /* Disable the Channel 1: Reset the CCE Bit */ + TIM3->CCER1 &= (uint8_t)(~TIM3_CCER1_CC1E); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM3->CCMR1 = (uint8_t)((uint8_t)(TIM3->CCMR1 & (uint8_t)(~TIM3_CCMR_OCM)) | (uint8_t)TIM3_OCMode); + } + else + { + /* Disable the Channel 2: Reset the CCE Bit */ + TIM3->CCER1 &= (uint8_t)(~TIM3_CCER1_CC2E); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM3->CCMR2 = (uint8_t)((uint8_t)(TIM3->CCMR2 & (uint8_t)(~TIM3_CCMR_OCM)) | (uint8_t)TIM3_OCMode); + } +} + +/** + * @brief Sets the TIM3 Counter Register value. + * @param Counter specifies the Counter register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM3_SetCounter(uint16_t Counter) +{ + /* Set the Counter Register value */ + TIM3->CNTRH = (uint8_t)(Counter >> 8); + TIM3->CNTRL = (uint8_t)(Counter); +} + +/** + * @brief Sets the TIM3 Autoreload Register value. + * @param Autoreload specifies the Autoreload register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM3_SetAutoreload(uint16_t Autoreload) +{ + /* Set the Autoreload Register value */ + TIM3->ARRH = (uint8_t)(Autoreload >> 8); + TIM3->ARRL = (uint8_t)(Autoreload); +} + +/** + * @brief Sets the TIM3 Capture Compare1 Register value. + * @param Compare1 specifies the Capture Compare1 register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM3_SetCompare1(uint16_t Compare1) +{ + /* Set the Capture Compare1 Register value */ + TIM3->CCR1H = (uint8_t)(Compare1 >> 8); + TIM3->CCR1L = (uint8_t)(Compare1); +} + +/** + * @brief Sets the TIM3 Capture Compare2 Register value. + * @param Compare2 specifies the Capture Compare2 register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM3_SetCompare2(uint16_t Compare2) +{ + /* Set the Capture Compare2 Register value */ + TIM3->CCR2H = (uint8_t)(Compare2 >> 8); + TIM3->CCR2L = (uint8_t)(Compare2); +} + +/** + * @brief Sets the TIM3 Input Capture 1 prescaler. + * @param TIM3_IC1Prescaler specifies the Input Capture prescaler new value + * This parameter can be one of the following values: + * - TIM3_ICPSC_DIV1: no prescaler + * - TIM3_ICPSC_DIV2: capture is done once every 2 events + * - TIM3_ICPSC_DIV4: capture is done once every 4 events + * - TIM3_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM3_SetIC1Prescaler(TIM3_ICPSC_TypeDef TIM3_IC1Prescaler) +{ + /* Check the parameters */ + assert_param(IS_TIM3_IC_PRESCALER_OK(TIM3_IC1Prescaler)); + + /* Reset the IC1PSC Bits & Set the IC1PSC value */ + TIM3->CCMR1 = (uint8_t)((uint8_t)(TIM3->CCMR1 & (uint8_t)(~TIM3_CCMR_ICxPSC)) | (uint8_t)TIM3_IC1Prescaler); +} + +/** + * @brief Sets the TIM3 Input Capture 2 prescaler. + * @param TIM3_IC2Prescaler specifies the Input Capture prescaler new value + * This parameter can be one of the following values: + * - TIM3_ICPSC_DIV1: no prescaler + * - TIM3_ICPSC_DIV2: capture is done once every 2 events + * - TIM3_ICPSC_DIV4: capture is done once every 4 events + * - TIM3_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM3_SetIC2Prescaler(TIM3_ICPSC_TypeDef TIM3_IC2Prescaler) +{ + /* Check the parameters */ + assert_param(IS_TIM3_IC_PRESCALER_OK(TIM3_IC2Prescaler)); + + /* Reset the IC1PSC Bits & Set the IC1PSC value */ + TIM3->CCMR2 = (uint8_t)((uint8_t)(TIM3->CCMR2 & (uint8_t)(~TIM3_CCMR_ICxPSC)) | (uint8_t)TIM3_IC2Prescaler); +} + +/** + * @brief Gets the TIM3 Input Capture 1 value. + * @param None + * @retval Capture Compare 1 Register value. + */ +uint16_t TIM3_GetCapture1(void) +{ + /* Get the Capture 1 Register value */ + uint16_t tmpccr1 = 0; + uint8_t tmpccr1l=0, tmpccr1h=0; + + tmpccr1h = TIM3->CCR1H; + tmpccr1l = TIM3->CCR1L; + + tmpccr1 = (uint16_t)(tmpccr1l); + tmpccr1 |= (uint16_t)((uint16_t)tmpccr1h << 8); + /* Get the Capture 1 Register value */ + return (uint16_t)tmpccr1; +} + +/** + * @brief Gets the TIM3 Input Capture 2 value. + * @param None + * @retval Capture Compare 2 Register value. + */ +uint16_t TIM3_GetCapture2(void) +{ + /* Get the Capture 2 Register value */ + uint16_t tmpccr2 = 0; + uint8_t tmpccr2l=0, tmpccr2h=0; + + tmpccr2h = TIM3->CCR2H; + tmpccr2l = TIM3->CCR2L; + + tmpccr2 = (uint16_t)(tmpccr2l); + tmpccr2 |= (uint16_t)((uint16_t)tmpccr2h << 8); + /* Get the Capture 2 Register value */ + return (uint16_t)tmpccr2; +} + +/** + * @brief Gets the TIM3 Counter value. + * @param None + * @retval Counter Register value. + */ +uint16_t TIM3_GetCounter(void) +{ + uint16_t tmpcntr = 0; + + tmpcntr = ((uint16_t)TIM3->CNTRH << 8); + /* Get the Counter Register value */ + return (uint16_t)( tmpcntr| (uint16_t)(TIM3->CNTRL)); +} + +/** + * @brief Gets the TIM3 Prescaler value. + * @param None + * @retval Prescaler Register configuration value @ref TIM3_Prescaler_TypeDef. + */ +TIM3_Prescaler_TypeDef TIM3_GetPrescaler(void) +{ + /* Get the Prescaler Register value */ + return (TIM3_Prescaler_TypeDef)(TIM3->PSCR); +} + +/** + * @brief Checks whether the specified TIM3 flag is set or not. + * @param TIM3_FLAG specifies the flag to check. + * This parameter can be one of the following values: + * - TIM3_FLAG_UPDATE: TIM3 update Flag + * - TIM3_FLAG_CC1: TIM3 Capture Compare 1 Flag + * - TIM3_FLAG_CC2: TIM3 Capture Compare 2 Flag + * - TIM3_FLAG_CC1OF: TIM3 Capture Compare 1 over capture Flag + * - TIM3_FLAG_CC2OF: TIM3 Capture Compare 2 over capture Flag + * @retval FlagStatus The new state of TIM3_FLAG (SET or RESET). + */ +FlagStatus TIM3_GetFlagStatus(TIM3_FLAG_TypeDef TIM3_FLAG) +{ + FlagStatus bitstatus = RESET; + uint8_t tim3_flag_l = 0, tim3_flag_h = 0; + + /* Check the parameters */ + assert_param(IS_TIM3_GET_FLAG_OK(TIM3_FLAG)); + + tim3_flag_l = (uint8_t)(TIM3->SR1 & (uint8_t)TIM3_FLAG); + tim3_flag_h = (uint8_t)((uint16_t)TIM3_FLAG >> 8); + + if (((tim3_flag_l) | (uint8_t)(TIM3->SR2 & tim3_flag_h)) != (uint8_t)RESET ) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return (FlagStatus)bitstatus; +} + +/** + * @brief Clears the TIM3’s pending flags. + * @param TIM3_FLAG specifies the flag to clear. + * This parameter can be one of the following values: + * - TIM3_FLAG_UPDATE: TIM3 update Flag + * - TIM3_FLAG_CC1: TIM3 Capture Compare 1 Flag + * - TIM3_FLAG_CC2: TIM3 Capture Compare 2 Flag + * - TIM3_FLAG_CC1OF: TIM3 Capture Compare 1 over capture Flag + * - TIM3_FLAG_CC2OF: TIM3 Capture Compare 2 over capture Flag + * @retval None. + */ +void TIM3_ClearFlag(TIM3_FLAG_TypeDef TIM3_FLAG) +{ + /* Check the parameters */ + assert_param(IS_TIM3_CLEAR_FLAG_OK(TIM3_FLAG)); + + /* Clear the flags (rc_w0) clear this bit by writing 0. Writing ‘1’ has no effect*/ + TIM3->SR1 = (uint8_t)(~((uint8_t)(TIM3_FLAG))); + TIM3->SR2 = (uint8_t)(~((uint8_t)((uint16_t)TIM3_FLAG >> 8))); +} + +/** + * @brief Checks whether the TIM3 interrupt has occurred or not. + * @param TIM3_IT specifies the TIM3 interrupt source to check. + * This parameter can be one of the following values: + * - TIM3_IT_UPDATE: TIM3 update Interrupt source + * - TIM3_IT_CC1: TIM3 Capture Compare 1 Interrupt source + * - TIM3_IT_CC2: TIM3 Capture Compare 2 Interrupt source + * @retval ITStatus The new state of the TIM3_IT(SET or RESET). + */ +ITStatus TIM3_GetITStatus(TIM3_IT_TypeDef TIM3_IT) +{ + ITStatus bitstatus = RESET; + uint8_t TIM3_itStatus = 0, TIM3_itEnable = 0; + + /* Check the parameters */ + assert_param(IS_TIM3_GET_IT_OK(TIM3_IT)); + + TIM3_itStatus = (uint8_t)(TIM3->SR1 & TIM3_IT); + + TIM3_itEnable = (uint8_t)(TIM3->IER & TIM3_IT); + + if ((TIM3_itStatus != (uint8_t)RESET ) && (TIM3_itEnable != (uint8_t)RESET )) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return (ITStatus)(bitstatus); +} + +/** + * @brief Clears the TIM3's interrupt pending bits. + * @param TIM3_IT specifies the pending bit to clear. + * This parameter can be one of the following values: + * - TIM3_IT_UPDATE: TIM3 update Interrupt source + * - TIM3_IT_CC1: TIM3 Capture Compare 1 Interrupt source + * - TIM3_IT_CC2: TIM3 Capture Compare 2 Interrupt source + * @retval None. + */ +void TIM3_ClearITPendingBit(TIM3_IT_TypeDef TIM3_IT) +{ + /* Check the parameters */ + assert_param(IS_TIM3_IT_OK(TIM3_IT)); + + /* Clear the IT pending Bit */ + TIM3->SR1 = (uint8_t)(~TIM3_IT); +} + +/** + * @brief Configure the TI1 as Input. + * @param TIM3_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * - TIM3_ICPOLARITY_FALLING + * - TIM3_ICPOLARITY_RISING + * @param TIM3_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * - TIM3_ICSELECTION_DIRECTTI: TIM3 Input 1 is selected to + * be connected to IC1. + * - TIM3_ICSELECTION_INDIRECTTI: TIM3 Input 1 is selected to + * be connected to IC2. + * @param TIM3_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI1_Config(uint8_t TIM3_ICPolarity, + uint8_t TIM3_ICSelection, + uint8_t TIM3_ICFilter) +{ + /* Disable the Channel 1: Reset the CCE Bit */ + TIM3->CCER1 &= (uint8_t)(~TIM3_CCER1_CC1E); + + /* Select the Input and set the filter */ + TIM3->CCMR1 = (uint8_t)((uint8_t)(TIM3->CCMR1 & (uint8_t)(~( TIM3_CCMR_CCxS | TIM3_CCMR_ICxF))) | (uint8_t)(( (TIM3_ICSelection)) | ((uint8_t)( TIM3_ICFilter << 4)))); + + /* Select the Polarity */ + if (TIM3_ICPolarity != TIM3_ICPOLARITY_RISING) + { + TIM3->CCER1 |= TIM3_CCER1_CC1P; + } + else + { + TIM3->CCER1 &= (uint8_t)(~TIM3_CCER1_CC1P); + } + /* Set the CCE Bit */ + TIM3->CCER1 |= TIM3_CCER1_CC1E; +} + +/** + * @brief Configure the TI2 as Input. + * @param TIM3_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * - TIM3_ICPOLARITY_FALLING + * - TIM3_ICPOLARITY_RISING + * @param TIM3_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * - TIM3_ICSELECTION_DIRECTTI: TIM3 Input 2 is selected to + * be connected to IC2. + * - TIM3_ICSELECTION_INDIRECTTI: TIM3 Input 2 is selected to + * be connected to IC1. + * @param TIM3_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI2_Config(uint8_t TIM3_ICPolarity, + uint8_t TIM3_ICSelection, + uint8_t TIM3_ICFilter) +{ + /* Disable the Channel 2: Reset the CCE Bit */ + TIM3->CCER1 &= (uint8_t)(~TIM3_CCER1_CC2E); + + /* Select the Input and set the filter */ + TIM3->CCMR2 = (uint8_t)((uint8_t)(TIM3->CCMR2 & (uint8_t)(~( TIM3_CCMR_CCxS | + TIM3_CCMR_ICxF ))) | (uint8_t)(( (TIM3_ICSelection)) | + ((uint8_t)( TIM3_ICFilter << 4)))); + + /* Select the Polarity */ + if (TIM3_ICPolarity != TIM3_ICPOLARITY_RISING) + { + TIM3->CCER1 |= TIM3_CCER1_CC2P; + } + else + { + TIM3->CCER1 &= (uint8_t)(~TIM3_CCER1_CC2P); + } + + /* Set the CCE Bit */ + TIM3->CCER1 |= TIM3_CCER1_CC2E; +} + +/** + * @} + */ + + /** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_tim4.c b/LOCK_STM8_BF/lib/src/stm8s_tim4.c new file mode 100644 index 0000000..3742f04 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_tim4.c @@ -0,0 +1,409 @@ +/** + ****************************************************************************** + * @file stm8s_tim4.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the TIM4 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_tim4.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** + * @addtogroup TIM4_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the TIM4 peripheral registers to their default reset values. + * @param None + * @retval None + */ +void TIM4_DeInit(void) +{ + TIM4->CR1 = TIM4_CR1_RESET_VALUE; + TIM4->IER = TIM4_IER_RESET_VALUE; + TIM4->CNTR = TIM4_CNTR_RESET_VALUE; + TIM4->PSCR = TIM4_PSCR_RESET_VALUE; + TIM4->ARR = TIM4_ARR_RESET_VALUE; + TIM4->SR1 = TIM4_SR1_RESET_VALUE; +} + +/** + * @brief Initializes the TIM4 Time Base Unit according to the specified parameters. + * @param TIM4_Prescaler specifies the Prescaler from TIM4_Prescaler_TypeDef. + * @param TIM4_Period specifies the Period value. + * @retval None + */ +void TIM4_TimeBaseInit(TIM4_Prescaler_TypeDef TIM4_Prescaler, uint8_t TIM4_Period) +{ + /* Check TIM4 prescaler value */ + assert_param(IS_TIM4_PRESCALER_OK(TIM4_Prescaler)); + /* Set the Prescaler value */ + TIM4->PSCR = (uint8_t)(TIM4_Prescaler); + /* Set the Autoreload value */ + TIM4->ARR = (uint8_t)(TIM4_Period); +} + +/** + * @brief Enables or disables the TIM4 peripheral. + * @param NewState new state of the TIM4 peripheral. This parameter can + * be ENABLE or DISABLE. + * @retval None + */ +void TIM4_Cmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* set or Reset the CEN Bit */ + if (NewState != DISABLE) + { + TIM4->CR1 |= TIM4_CR1_CEN; + } + else + { + TIM4->CR1 &= (uint8_t)(~TIM4_CR1_CEN); + } +} + +/** + * @brief Enables or disables the specified TIM4 interrupts. + * @param NewState new state of the TIM4 peripheral. + * This parameter can be: ENABLE or DISABLE. + * @param TIM4_IT specifies the TIM4 interrupts sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * - TIM4_IT_UPDATE: TIM4 update Interrupt source + * @param NewState new state of the TIM4 peripheral. + * @retval None + */ +void TIM4_ITConfig(TIM4_IT_TypeDef TIM4_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM4_IT_OK(TIM4_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Interrupt sources */ + TIM4->IER |= (uint8_t)TIM4_IT; + } + else + { + /* Disable the Interrupt sources */ + TIM4->IER &= (uint8_t)(~TIM4_IT); + } +} + +/** + * @brief Enables or Disables the TIM4 Update event. + * @param NewState new state of the TIM4 peripheral Preload register. This parameter can + * be ENABLE or DISABLE. + * @retval None + */ +void TIM4_UpdateDisableConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the UDIS Bit */ + if (NewState != DISABLE) + { + TIM4->CR1 |= TIM4_CR1_UDIS; + } + else + { + TIM4->CR1 &= (uint8_t)(~TIM4_CR1_UDIS); + } +} + +/** + * @brief Selects the TIM4 Update Request Interrupt source. + * @param TIM4_UpdateSource specifies the Update source. + * This parameter can be one of the following values + * - TIM4_UPDATESOURCE_REGULAR + * - TIM4_UPDATESOURCE_GLOBAL + * @retval None + */ +void TIM4_UpdateRequestConfig(TIM4_UpdateSource_TypeDef TIM4_UpdateSource) +{ + /* Check the parameters */ + assert_param(IS_TIM4_UPDATE_SOURCE_OK(TIM4_UpdateSource)); + + /* Set or Reset the URS Bit */ + if (TIM4_UpdateSource != TIM4_UPDATESOURCE_GLOBAL) + { + TIM4->CR1 |= TIM4_CR1_URS; + } + else + { + TIM4->CR1 &= (uint8_t)(~TIM4_CR1_URS); + } +} + +/** + * @brief Selects the TIM4’s One Pulse Mode. + * @param TIM4_OPMode specifies the OPM Mode to be used. + * This parameter can be one of the following values + * - TIM4_OPMODE_SINGLE + * - TIM4_OPMODE_REPETITIVE + * @retval None + */ +void TIM4_SelectOnePulseMode(TIM4_OPMode_TypeDef TIM4_OPMode) +{ + /* Check the parameters */ + assert_param(IS_TIM4_OPM_MODE_OK(TIM4_OPMode)); + + /* Set or Reset the OPM Bit */ + if (TIM4_OPMode != TIM4_OPMODE_REPETITIVE) + { + TIM4->CR1 |= TIM4_CR1_OPM; + } + else + { + TIM4->CR1 &= (uint8_t)(~TIM4_CR1_OPM); + } +} + +/** + * @brief Configures the TIM4 Prescaler. + * @param Prescaler specifies the Prescaler Register value + * This parameter can be one of the following values + * - TIM4_PRESCALER_1 + * - TIM4_PRESCALER_2 + * - TIM4_PRESCALER_4 + * - TIM4_PRESCALER_8 + * - TIM4_PRESCALER_16 + * - TIM4_PRESCALER_32 + * - TIM4_PRESCALER_64 + * - TIM4_PRESCALER_128 + * @param TIM4_PSCReloadMode specifies the TIM4 Prescaler Reload mode. + * This parameter can be one of the following values + * - TIM4_PSCRELOADMODE_IMMEDIATE: The Prescaler is loaded + * immediately. + * - TIM4_PSCRELOADMODE_UPDATE: The Prescaler is loaded at + * the update event. + * @retval None + */ +void TIM4_PrescalerConfig(TIM4_Prescaler_TypeDef Prescaler, TIM4_PSCReloadMode_TypeDef TIM4_PSCReloadMode) +{ + /* Check the parameters */ + assert_param(IS_TIM4_PRESCALER_RELOAD_OK(TIM4_PSCReloadMode)); + assert_param(IS_TIM4_PRESCALER_OK(Prescaler)); + + /* Set the Prescaler value */ + TIM4->PSCR = (uint8_t)Prescaler; + + /* Set or reset the UG Bit */ + TIM4->EGR = (uint8_t)TIM4_PSCReloadMode; +} + +/** + * @brief Enables or disables TIM4 peripheral Preload register on ARR. + * @param NewState new state of the TIM4 peripheral Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM4_ARRPreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the ARPE Bit */ + if (NewState != DISABLE) + { + TIM4->CR1 |= TIM4_CR1_ARPE; + } + else + { + TIM4->CR1 &= (uint8_t)(~TIM4_CR1_ARPE); + } +} + +/** + * @brief Configures the TIM4 event to be generated by software. + * @param TIM4_EventSource specifies the event source. + * This parameter can be one of the following values: + * - TIM4_EVENTSOURCE_UPDATE: TIM4 update Event source + * @retval None + */ +void TIM4_GenerateEvent(TIM4_EventSource_TypeDef TIM4_EventSource) +{ + /* Check the parameters */ + assert_param(IS_TIM4_EVENT_SOURCE_OK(TIM4_EventSource)); + + /* Set the event sources */ + TIM4->EGR = (uint8_t)(TIM4_EventSource); +} + +/** + * @brief Sets the TIM4 Counter Register value. + * @param Counter specifies the Counter register new value. + * This parameter is between 0x00 and 0xFF. + * @retval None + */ +void TIM4_SetCounter(uint8_t Counter) +{ + /* Set the Counter Register value */ + TIM4->CNTR = (uint8_t)(Counter); +} + +/** + * @brief Sets the TIM4 Autoreload Register value. + * @param Autoreload specifies the Autoreload register new value. + * This parameter is between 0x00 and 0xFF. + * @retval None + */ +void TIM4_SetAutoreload(uint8_t Autoreload) +{ + /* Set the Autoreload Register value */ + TIM4->ARR = (uint8_t)(Autoreload); +} + +/** + * @brief Gets the TIM4 Counter value. + * @param None + * @retval Counter Register value. + */ +uint8_t TIM4_GetCounter(void) +{ + /* Get the Counter Register value */ + return (uint8_t)(TIM4->CNTR); +} + +/** + * @brief Gets the TIM4 Prescaler value. + * @param None + * @retval Prescaler Register configuration value. + */ +TIM4_Prescaler_TypeDef TIM4_GetPrescaler(void) +{ + /* Get the Prescaler Register value */ + return (TIM4_Prescaler_TypeDef)(TIM4->PSCR); +} + +/** + * @brief Checks whether the specified TIM4 flag is set or not. + * @param TIM4_FLAG specifies the flag to check. + * This parameter can be one of the following values: + * - TIM4_FLAG_UPDATE: TIM4 update Flag + * @retval FlagStatus The new state of TIM4_FLAG (SET or RESET). + */ +FlagStatus TIM4_GetFlagStatus(TIM4_FLAG_TypeDef TIM4_FLAG) +{ + FlagStatus bitstatus = RESET; + + /* Check the parameters */ + assert_param(IS_TIM4_GET_FLAG_OK(TIM4_FLAG)); + + if ((TIM4->SR1 & (uint8_t)TIM4_FLAG) != 0) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return ((FlagStatus)bitstatus); +} + +/** + * @brief Clears the TIM4’s pending flags. + * @param TIM4_FLAG specifies the flag to clear. + * This parameter can be one of the following values: + * - TIM4_FLAG_UPDATE: TIM4 update Flag + * @retval None. + */ +void TIM4_ClearFlag(TIM4_FLAG_TypeDef TIM4_FLAG) +{ + /* Check the parameters */ + assert_param(IS_TIM4_GET_FLAG_OK(TIM4_FLAG)); + + /* Clear the flags (rc_w0) clear this bit by writing 0. Writing ‘1’ has no effect*/ + TIM4->SR1 = (uint8_t)(~TIM4_FLAG); +} + +/** + * @brief Checks whether the TIM4 interrupt has occurred or not. + * @param TIM4_IT specifies the TIM4 interrupt source to check. + * This parameter can be one of the following values: + * - TIM4_IT_UPDATE: TIM4 update Interrupt source + * @retval ITStatus The new state of the TIM4_IT (SET or RESET). + */ +ITStatus TIM4_GetITStatus(TIM4_IT_TypeDef TIM4_IT) +{ + ITStatus bitstatus = RESET; + + uint8_t itstatus = 0x0, itenable = 0x0; + + /* Check the parameters */ + assert_param(IS_TIM4_IT_OK(TIM4_IT)); + + itstatus = (uint8_t)(TIM4->SR1 & (uint8_t)TIM4_IT); + + itenable = (uint8_t)(TIM4->IER & (uint8_t)TIM4_IT); + + if ((itstatus != (uint8_t)RESET ) && (itenable != (uint8_t)RESET )) + { + bitstatus = (ITStatus)SET; + } + else + { + bitstatus = (ITStatus)RESET; + } + return ((ITStatus)bitstatus); +} + +/** + * @brief Clears the TIM4's interrupt pending bits. + * @param TIM4_IT specifies the pending bit to clear. + * This parameter can be one of the following values: + * - TIM4_IT_UPDATE: TIM4 update Interrupt source + * @retval None. + */ +void TIM4_ClearITPendingBit(TIM4_IT_TypeDef TIM4_IT) +{ + /* Check the parameters */ + assert_param(IS_TIM4_IT_OK(TIM4_IT)); + + /* Clear the IT pending Bit */ + TIM4->SR1 = (uint8_t)(~TIM4_IT); +} + +/** + * @} + */ + + /** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_tim5.c b/LOCK_STM8_BF/lib/src/stm8s_tim5.c new file mode 100644 index 0000000..71a4e09 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_tim5.c @@ -0,0 +1,1417 @@ +/** + ****************************************************************************** + * @file stm8s_tim5.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the TIM5 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_tim5.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void TI1_Config(uint8_t TIM5_ICPolarity, uint8_t TIM5_ICSelection, uint8_t TIM5_ICFilter); +static void TI2_Config(uint8_t TIM5_ICPolarity, uint8_t TIM5_ICSelection, uint8_t TIM5_ICFilter); +static void TI3_Config(uint8_t TIM5_ICPolarity, uint8_t TIM5_ICSelection, uint8_t TIM5_ICFilter); +/** + * @addtogroup TIM5_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the TIM5 peripheral registers to their default reset values. + * @param None + * @retval None + */ +void TIM5_DeInit(void) +{ + TIM5->CR1 = (uint8_t)TIM5_CR1_RESET_VALUE; + TIM5->CR2 = TIM5_CR2_RESET_VALUE; + TIM5->SMCR = TIM5_SMCR_RESET_VALUE; + TIM5->IER = (uint8_t)TIM5_IER_RESET_VALUE; + TIM5->SR2 = (uint8_t)TIM5_SR2_RESET_VALUE; + + /* Disable channels */ + TIM5->CCER1 = (uint8_t)TIM5_CCER1_RESET_VALUE; + TIM5->CCER2 = (uint8_t)TIM5_CCER2_RESET_VALUE; + + /* Then reset channel registers: it also works if lock level is equal to 2 or 3 */ + TIM5->CCER1 = (uint8_t)TIM5_CCER1_RESET_VALUE; + TIM5->CCER2 = (uint8_t)TIM5_CCER2_RESET_VALUE; + TIM5->CCMR1 = (uint8_t)TIM5_CCMR1_RESET_VALUE; + TIM5->CCMR2 = (uint8_t)TIM5_CCMR2_RESET_VALUE; + TIM5->CCMR3 = (uint8_t)TIM5_CCMR3_RESET_VALUE; + TIM5->CNTRH = (uint8_t)TIM5_CNTRH_RESET_VALUE; + TIM5->CNTRL = (uint8_t)TIM5_CNTRL_RESET_VALUE; + TIM5->PSCR = (uint8_t)TIM5_PSCR_RESET_VALUE; + TIM5->ARRH = (uint8_t)TIM5_ARRH_RESET_VALUE; + TIM5->ARRL = (uint8_t)TIM5_ARRL_RESET_VALUE; + TIM5->CCR1H = (uint8_t)TIM5_CCR1H_RESET_VALUE; + TIM5->CCR1L = (uint8_t)TIM5_CCR1L_RESET_VALUE; + TIM5->CCR2H = (uint8_t)TIM5_CCR2H_RESET_VALUE; + TIM5->CCR2L = (uint8_t)TIM5_CCR2L_RESET_VALUE; + TIM5->CCR3H = (uint8_t)TIM5_CCR3H_RESET_VALUE; + TIM5->CCR3L = (uint8_t)TIM5_CCR3L_RESET_VALUE; + TIM5->SR1 = (uint8_t)TIM5_SR1_RESET_VALUE; +} + +/** + * @brief Initializes the TIM5 Time Base Unit according to the specified parameters. + * @param TIM5_Prescaler specifies the Prescaler from TIM5_Prescaler_TypeDef. + * @param TIM5_Period specifies the Period value. + * @retval None + */ +void TIM5_TimeBaseInit( TIM5_Prescaler_TypeDef TIM5_Prescaler, + uint16_t TIM5_Period) +{ + /* Set the Prescaler value */ + TIM5->PSCR = (uint8_t)(TIM5_Prescaler); + /* Set the Autoreload value */ + TIM5->ARRH = (uint8_t)(TIM5_Period >> 8) ; + TIM5->ARRL = (uint8_t)(TIM5_Period); +} + +/** + * @brief Initializes the TIM5 Channel1 according to the specified parameters. + * @param TIM5_OCMode specifies the Output Compare mode from @ref TIM5_OCMode_TypeDef. + * @param TIM5_OutputState specifies the Output State from @ref TIM5_OutputState_TypeDef. + * @param TIM5_Pulse specifies the Pulse width value. + * @param TIM5_OCPolarity specifies the Output Compare Polarity from @ref TIM5_OCPolarity_TypeDef. + * @retval None + */ +void TIM5_OC1Init(TIM5_OCMode_TypeDef TIM5_OCMode, + TIM5_OutputState_TypeDef TIM5_OutputState, + uint16_t TIM5_Pulse, + TIM5_OCPolarity_TypeDef TIM5_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM5_OC_MODE_OK(TIM5_OCMode)); + assert_param(IS_TIM5_OUTPUT_STATE_OK(TIM5_OutputState)); + assert_param(IS_TIM5_OC_POLARITY_OK(TIM5_OCPolarity)); + + /* Disable the Channel 1: Reset the CCE Bit, Set the Output State , the Output Polarity */ + TIM5->CCER1 &= (uint8_t)(~( TIM5_CCER1_CC1E | TIM5_CCER1_CC1P)); + /* Set the Output State & Set the Output Polarity */ + TIM5->CCER1 |= (uint8_t)((uint8_t)(TIM5_OutputState & TIM5_CCER1_CC1E )| + (uint8_t)(TIM5_OCPolarity & TIM5_CCER1_CC1P)); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM5->CCMR1 = (uint8_t)((uint8_t)(TIM5->CCMR1 & (uint8_t)(~TIM5_CCMR_OCM)) | + (uint8_t)TIM5_OCMode); + + /* Set the Pulse value */ + TIM5->CCR1H = (uint8_t)(TIM5_Pulse >> 8); + TIM5->CCR1L = (uint8_t)(TIM5_Pulse); +} + +/** + * @brief Initializes the TIM5 Channel2 according to the specified parameters. + * @param TIM5_OCMode specifies the Output Compare mode from @ref TIM5_OCMode_TypeDef. + * @param TIM5_OutputState specifies the Output State from @ref TIM5_OutputState_TypeDef. + * @param TIM5_Pulse specifies the Pulse width value. + * @param TIM5_OCPolarity specifies the Output Compare Polarity from @ref TIM5_OCPolarity_TypeDef. + * @retval None + */ +void TIM5_OC2Init(TIM5_OCMode_TypeDef TIM5_OCMode, + TIM5_OutputState_TypeDef TIM5_OutputState, + uint16_t TIM5_Pulse, + TIM5_OCPolarity_TypeDef TIM5_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM5_OC_MODE_OK(TIM5_OCMode)); + assert_param(IS_TIM5_OUTPUT_STATE_OK(TIM5_OutputState)); + assert_param(IS_TIM5_OC_POLARITY_OK(TIM5_OCPolarity)); + + /* Disable the Channel 1: Reset the CCE Bit, Set the Output State , the Output Polarity */ + TIM5->CCER1 &= (uint8_t)(~( TIM5_CCER1_CC2E | TIM5_CCER1_CC2P )); + /* Set the Output State & Set the Output Polarity */ + TIM5->CCER1 |= (uint8_t)((uint8_t)(TIM5_OutputState & TIM5_CCER1_CC2E )| \ + (uint8_t)(TIM5_OCPolarity & TIM5_CCER1_CC2P)); + + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM5->CCMR2 = (uint8_t)((uint8_t)(TIM5->CCMR2 & (uint8_t)(~TIM5_CCMR_OCM)) | + (uint8_t)TIM5_OCMode); + + /* Set the Pulse value */ + TIM5->CCR2H = (uint8_t)(TIM5_Pulse >> 8); + TIM5->CCR2L = (uint8_t)(TIM5_Pulse); +} + +/** + * @brief Initializes the TIM5 Channel3 according to the specified parameters. + * @param TIM5_OCMode specifies the Output Compare mode from @ref TIM5_OCMode_TypeDef. + * @param TIM5_OutputState specifies the Output State from @ref TIM5_OutputState_TypeDef. + * @param TIM5_Pulse specifies the Pulse width value. + * @param TIM5_OCPolarity specifies the Output Compare Polarity from @ref TIM5_OCPolarity_TypeDef. + * @retval None + */ +void TIM5_OC3Init(TIM5_OCMode_TypeDef TIM5_OCMode, + TIM5_OutputState_TypeDef TIM5_OutputState, + uint16_t TIM5_Pulse, + TIM5_OCPolarity_TypeDef TIM5_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM5_OC_MODE_OK(TIM5_OCMode)); + assert_param(IS_TIM5_OUTPUT_STATE_OK(TIM5_OutputState)); + assert_param(IS_TIM5_OC_POLARITY_OK(TIM5_OCPolarity)); + /* Disable the Channel 1: Reset the CCE Bit, Set the Output State, the Output Polarity */ + TIM5->CCER2 &= (uint8_t)(~( TIM5_CCER2_CC3E | TIM5_CCER2_CC3P)); + /* Set the Output State & Set the Output Polarity */ + TIM5->CCER2 |= (uint8_t)((uint8_t)(TIM5_OutputState & TIM5_CCER2_CC3E )| + (uint8_t)(TIM5_OCPolarity & TIM5_CCER2_CC3P )); + + /* Reset the Output Compare Bits & Set the Output Compare Mode */ + TIM5->CCMR3 = (uint8_t)((uint8_t)(TIM5->CCMR3 & (uint8_t)(~TIM5_CCMR_OCM)) | (uint8_t)TIM5_OCMode); + + /* Set the Pulse value */ + TIM5->CCR3H = (uint8_t)(TIM5_Pulse >> 8); + TIM5->CCR3L = (uint8_t)(TIM5_Pulse); +} + +/** + * @brief Initializes the TIM5 peripheral according to the specified parameters. + * @param TIM5_Channel specifies the Input Capture Channel from @ref TIM5_Channel_TypeDef. + * @param TIM5_ICPolarity specifies the Input Capture Polarity from @ref TIM5_ICPolarity_TypeDef. + * @param TIM5_ICSelection specifies theInput Capture Selection from @ref TIM5_ICSelection_TypeDef. + * @param TIM5_ICPrescaler specifies the Input Capture Prescaler from @ref TIM5_ICPSC_TypeDef. + * @param TIM5_ICFilter specifies the Input Capture Filter value (value can be an integer from 0x00 to 0x0F). + * @retval None + */ +void TIM5_ICInit(TIM5_Channel_TypeDef TIM5_Channel, + TIM5_ICPolarity_TypeDef TIM5_ICPolarity, + TIM5_ICSelection_TypeDef TIM5_ICSelection, + TIM5_ICPSC_TypeDef TIM5_ICPrescaler, + uint8_t TIM5_ICFilter) +{ + /* Check the parameters */ + assert_param(IS_TIM5_CHANNEL_OK(TIM5_Channel)); + assert_param(IS_TIM5_IC_POLARITY_OK(TIM5_ICPolarity)); + assert_param(IS_TIM5_IC_SELECTION_OK(TIM5_ICSelection)); + assert_param(IS_TIM5_IC_PRESCALER_OK(TIM5_ICPrescaler)); + assert_param(IS_TIM5_IC_FILTER_OK(TIM5_ICFilter)); + + if (TIM5_Channel == TIM5_CHANNEL_1) + { + /* TI1 Configuration */ + TI1_Config((uint8_t)TIM5_ICPolarity, + (uint8_t)TIM5_ICSelection, + (uint8_t)TIM5_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM5_SetIC1Prescaler(TIM5_ICPrescaler); + } + else if (TIM5_Channel == TIM5_CHANNEL_2) + { + /* TI2 Configuration */ + TI2_Config((uint8_t)TIM5_ICPolarity, + (uint8_t)TIM5_ICSelection, + (uint8_t)TIM5_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM5_SetIC2Prescaler(TIM5_ICPrescaler); + } + else + { + /* TI3 Configuration */ + TI3_Config((uint8_t)TIM5_ICPolarity, + (uint8_t)TIM5_ICSelection, + (uint8_t)TIM5_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM5_SetIC3Prescaler(TIM5_ICPrescaler); + } +} + +/** + * @brief Configures the TIM5 peripheral in PWM Input Mode according to the specified parameters. + * @param TIM5_Channel specifies the Input Capture Channel from @ref TIM5_Channel_TypeDef. + * @param TIM5_ICPolarity specifies the Input Capture Polarity from @ref TIM5_ICPolarity_TypeDef. + * @param TIM5_ICSelection specifies theInput Capture Selection from @ref TIM5_ICSelection_TypeDef. + * @param TIM5_ICPrescaler specifies the Input Capture Prescaler from @ref TIM5_ICPSC_TypeDef. + * @param TIM5_ICFilter specifies the Input Capture Filter value (value can be an integer from 0x00 to 0x0F). + * @retval None + */ +void TIM5_PWMIConfig(TIM5_Channel_TypeDef TIM5_Channel, + TIM5_ICPolarity_TypeDef TIM5_ICPolarity, + TIM5_ICSelection_TypeDef TIM5_ICSelection, + TIM5_ICPSC_TypeDef TIM5_ICPrescaler, + uint8_t TIM5_ICFilter) +{ + uint8_t icpolarity = (uint8_t)TIM5_ICPOLARITY_RISING; + uint8_t icselection = (uint8_t)TIM5_ICSELECTION_DIRECTTI; + + /* Check the parameters */ + assert_param(IS_TIM5_PWMI_CHANNEL_OK(TIM5_Channel)); + assert_param(IS_TIM5_IC_POLARITY_OK(TIM5_ICPolarity)); + assert_param(IS_TIM5_IC_SELECTION_OK(TIM5_ICSelection)); + assert_param(IS_TIM5_IC_PRESCALER_OK(TIM5_ICPrescaler)); + + /* Select the Opposite Input Polarity */ + if (TIM5_ICPolarity != TIM5_ICPOLARITY_FALLING) + { + icpolarity = (uint8_t)TIM5_ICPOLARITY_FALLING; + } + else + { + icpolarity = (uint8_t)TIM5_ICPOLARITY_RISING; + } + + /* Select the Opposite Input */ + if (TIM5_ICSelection == TIM5_ICSELECTION_DIRECTTI) + { + icselection = (uint8_t)TIM5_ICSELECTION_INDIRECTTI; + } + else + { + icselection = (uint8_t)TIM5_ICSELECTION_DIRECTTI; + } + + if (TIM5_Channel == TIM5_CHANNEL_1) + { + /* TI1 Configuration */ + TI1_Config((uint8_t)TIM5_ICPolarity, (uint8_t)TIM5_ICSelection, + (uint8_t)TIM5_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM5_SetIC1Prescaler(TIM5_ICPrescaler); + + /* TI2 Configuration */ + TI2_Config((uint8_t)icpolarity, (uint8_t)icselection, (uint8_t)TIM5_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM5_SetIC2Prescaler(TIM5_ICPrescaler); + } + else + { + /* TI2 Configuration */ + TI2_Config((uint8_t)TIM5_ICPolarity, (uint8_t)TIM5_ICSelection, + (uint8_t)TIM5_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM5_SetIC2Prescaler(TIM5_ICPrescaler); + + /* TI1 Configuration */ + TI1_Config((uint8_t)icpolarity, (uint8_t)icselection, (uint8_t)TIM5_ICFilter); + + /* Set the Input Capture Prescaler value */ + TIM5_SetIC1Prescaler(TIM5_ICPrescaler); + } +} + +/** + * @brief Enables or disables the TIM5 peripheral. + * @param NewState new state of the TIM5 peripheral.This parameter can + * be ENABLE or DISABLE. + * @retval None + */ +void TIM5_Cmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* set or Reset the CEN Bit */ + if (NewState != DISABLE) + { + TIM5->CR1 |= TIM5_CR1_CEN ; + } + else + { + TIM5->CR1 &= (uint8_t)(~TIM5_CR1_CEN) ; + } +} + +/** + * @brief Enables or disables the specified TIM5 interrupts. + * @param NewState new state of the TIM5 peripheral. + * This parameter can be: ENABLE or DISABLE. + * @param TIM5_IT specifies the TIM5 interrupts sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * - TIM5_IT_UPDATE: TIM5 update Interrupt source + * - TIM5_IT_CC1: TIM5 Capture Compare 1 Interrupt source + * - TIM5_IT_CC2: TIM5 Capture Compare 2 Interrupt source + * - TIM5_IT_CC3: TIM5 Capture Compare 3 Interrupt source + * @param NewState new state of the TIM5 peripheral. + * @retval None + */ +void TIM5_ITConfig(TIM5_IT_TypeDef TIM5_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM5_IT_OK(TIM5_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Interrupt sources */ + TIM5->IER |= (uint8_t)TIM5_IT; + } + else + { + /* Disable the Interrupt sources */ + TIM5->IER &= (uint8_t)(~TIM5_IT); + } +} + +/** + * @brief Enables or Disables the TIM5 Update event. + * @param NewState new state of the TIM5 peripheral Preload register.This parameter can + * be ENABLE or DISABLE. + * @retval None + */ +void TIM5_UpdateDisableConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the UDIS Bit */ + if (NewState != DISABLE) + { + TIM5->CR1 |= TIM5_CR1_UDIS ; + } + else + { + TIM5->CR1 &= (uint8_t)(~TIM5_CR1_UDIS) ; + } +} + +/** + * @brief Selects the TIM5 Update Request Interrupt source. + * @param TIM5_UpdateSource specifies the Update source. + * This parameter can be one of the following values + * - TIM5_UPDATESOURCE_REGULAR + * - TIM5_UPDATESOURCE_GLOBAL + * @retval None + */ +void TIM5_UpdateRequestConfig(TIM5_UpdateSource_TypeDef TIM5_UpdateSource) +{ + /* Check the parameters */ + assert_param(IS_TIM5_UPDATE_SOURCE_OK(TIM5_UpdateSource)); + + /* Set or Reset the URS Bit */ + if (TIM5_UpdateSource != TIM5_UPDATESOURCE_GLOBAL) + { + TIM5->CR1 |= TIM5_CR1_URS ; + } + else + { + TIM5->CR1 &= (uint8_t)(~TIM5_CR1_URS) ; + } +} + +/** + * @brief Selects the TIM5’s One Pulse Mode. + * @param TIM5_OPMode specifies the OPM Mode to be used. + * This parameter can be one of the following values + * - TIM5_OPMODE_SINGLE + * - TIM5_OPMODE_REPETITIVE + * @retval None + */ +void TIM5_SelectOnePulseMode(TIM5_OPMode_TypeDef TIM5_OPMode) +{ + /* Check the parameters */ + assert_param(IS_TIM5_OPM_MODE_OK(TIM5_OPMode)); + + /* Set or Reset the OPM Bit */ + if (TIM5_OPMode != TIM5_OPMODE_REPETITIVE) + { + TIM5->CR1 |= TIM5_CR1_OPM ; + } + else + { + TIM5->CR1 &= (uint8_t)(~TIM5_CR1_OPM) ; + } +} + +/** + * @brief Configures the TIM5 Prescaler. + * @param Prescaler specifies the Prescaler Register value + * This parameter can be one of the following values + * - TIM5_PRESCALER_1 + * - TIM5_PRESCALER_2 + * - TIM5_PRESCALER_4 + * - TIM5_PRESCALER_8 + * - TIM5_PRESCALER_16 + * - TIM5_PRESCALER_32 + * - TIM5_PRESCALER_64 + * - TIM5_PRESCALER_128 + * - TIM5_PRESCALER_256 + * - TIM5_PRESCALER_512 + * - TIM5_PRESCALER_1024 + * - TIM5_PRESCALER_2048 + * - TIM5_PRESCALER_4096 + * - TIM5_PRESCALER_8192 + * - TIM5_PRESCALER_16384 + * - TIM5_PRESCALER_32768 + * @param TIM5_PSCReloadMode specifies the TIM5 Prescaler Reload mode. + * This parameter can be one of the following values + * - TIM5_PSCRELOADMODE_IMMEDIATE: The Prescaler is loaded + * immediately. + * - TIM5_PSCRELOADMODE_UPDATE: The Prescaler is loaded at + * the update event. + * @retval None + */ +void TIM5_PrescalerConfig(TIM5_Prescaler_TypeDef Prescaler, + TIM5_PSCReloadMode_TypeDef TIM5_PSCReloadMode) +{ + /* Check the parameters */ + assert_param(IS_TIM5_PRESCALER_RELOAD_OK(TIM5_PSCReloadMode)); + assert_param(IS_TIM5_PRESCALER_OK(Prescaler)); + + /* Set the Prescaler value */ + TIM5->PSCR = (uint8_t)Prescaler; + + /* Set or reset the UG Bit */ + TIM5->EGR = (uint8_t)TIM5_PSCReloadMode ; +} + +/** + * @brief Forces the TIM5 Channel1 output waveform to active or inactive level. + * @param TIM5_ForcedAction specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * - TIM5_FORCEDACTION_ACTIVE: Force active level on OC1REF + * - TIM5_FORCEDACTION_INACTIVE: Force inactive level on + * OC1REF. + * @retval None + */ +void TIM5_ForcedOC1Config(TIM5_ForcedAction_TypeDef TIM5_ForcedAction) +{ + /* Check the parameters */ + assert_param(IS_TIM5_FORCED_ACTION_OK(TIM5_ForcedAction)); + + /* Reset the OCM Bits */ /* Configure The Forced output Mode */ + TIM5->CCMR1 = (uint8_t)((uint8_t)(TIM5->CCMR1 & (uint8_t)(~TIM5_CCMR_OCM)) + | (uint8_t)TIM5_ForcedAction); +} + +/** + * @brief Forces the TIM5 Channel2 output waveform to active or inactive level. + * @param TIM5_ForcedAction specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * - TIM5_FORCEDACTION_ACTIVE: Force active level on OC2REF + * - TIM5_FORCEDACTION_INACTIVE: Force inactive level on + * OC2REF. + * @retval None + */ +void TIM5_ForcedOC2Config(TIM5_ForcedAction_TypeDef TIM5_ForcedAction) +{ + /* Check the parameters */ + assert_param(IS_TIM5_FORCED_ACTION_OK(TIM5_ForcedAction)); + + /* Reset the OCM Bits */ /* Configure The Forced output Mode */ + TIM5->CCMR2 = (uint8_t)((uint8_t)(TIM5->CCMR2 & (uint8_t)(~TIM5_CCMR_OCM)) + | (uint8_t)TIM5_ForcedAction); +} + +/** + * @brief Forces the TIM5 Channel3 output waveform to active or inactive level. + * @param TIM5_ForcedAction specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * - TIM5_FORCEDACTION_ACTIVE: Force active level on OC3REF + * - TIM5_FORCEDACTION_INACTIVE: Force inactive level on + * OC3REF. + * @retval None + */ +void TIM5_ForcedOC3Config(TIM5_ForcedAction_TypeDef TIM5_ForcedAction) +{ + /* Check the parameters */ + assert_param(IS_TIM5_FORCED_ACTION_OK(TIM5_ForcedAction)); + + /* Reset the OCM Bits */ /* Configure The Forced output Mode */ + TIM5->CCMR3 = (uint8_t)((uint8_t)(TIM5->CCMR3 & (uint8_t)(~TIM5_CCMR_OCM)) + | (uint8_t)TIM5_ForcedAction); +} + +/** + * @brief Enables or disables TIM5 peripheral Preload register on ARR. + * @param NewState new state of the TIM5 peripheral Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM5_ARRPreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the ARPE Bit */ + if (NewState != DISABLE) + { + TIM5->CR1 |= TIM5_CR1_ARPE ; + } + else + { + TIM5->CR1 &= (uint8_t)(~TIM5_CR1_ARPE) ; + } +} + +/** + * @brief Enables or disables the TIM5 peripheral Preload Register on CCR1. + * @param NewState new state of the Capture Compare Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM5_OC1PreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC1PE Bit */ + if (NewState != DISABLE) + { + TIM5->CCMR1 |= TIM5_CCMR_OCxPE ; + } + else + { + TIM5->CCMR1 &= (uint8_t)(~TIM5_CCMR_OCxPE) ; + } +} + +/** + * @brief Enables or disables the TIM5 peripheral Preload Register on CCR2. + * @param NewState new state of the Capture Compare Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM5_OC2PreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC2PE Bit */ + if (NewState != DISABLE) + { + TIM5->CCMR2 |= TIM5_CCMR_OCxPE ; + } + else + { + TIM5->CCMR2 &= (uint8_t)(~TIM5_CCMR_OCxPE) ; + } +} + +/** + * @brief Enables or disables the TIM5 peripheral Preload Register on CCR3. + * @param NewState new state of the Capture Compare Preload register. + * This parameter can be ENABLE or DISABLE. + * @retval None + */ +void TIM5_OC3PreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the OC3PE Bit */ + if (NewState != DISABLE) + { + TIM5->CCMR3 |= TIM5_CCMR_OCxPE ; + } + else + { + TIM5->CCMR3 &= (uint8_t)(~TIM5_CCMR_OCxPE) ; + } +} + +/** + * @brief Configures the TIM5 event to be generated by software. + * @param TIM5_EventSource specifies the event source. + * This parameter can be one of the following values: + * - TIM5_EVENTSOURCE_UPDATE: TIM5 update Event source + * - TIM5_EVENTSOURCE_CC1: TIM5 Capture Compare 1 Event source + * - TIM5_EVENTSOURCE_CC2: TIM5 Capture Compare 2 Event source + * - TIM5_EVENTSOURCE_CC3: TIM5 Capture Compare 3 Event source + * @retval None + */ +void TIM5_GenerateEvent(TIM5_EventSource_TypeDef TIM5_EventSource) +{ + /* Check the parameters */ + assert_param(IS_TIM5_EVENT_SOURCE_OK(TIM5_EventSource)); + + /* Set the event sources */ + TIM5->EGR = (uint8_t)TIM5_EventSource; +} + +/** + * @brief Configures the TIM5 Channel 1 polarity. + * @param TIM5_OCPolarity specifies the OC1 Polarity. + * This parameter can be one of the following values: + * - TIM5_OCPOLARITY_LOW: Output Compare active low + * - TIM5_OCPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM5_OC1PolarityConfig(TIM5_OCPolarity_TypeDef TIM5_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM5_OC_POLARITY_OK(TIM5_OCPolarity)); + + /* Set or Reset the CC1P Bit */ + if (TIM5_OCPolarity != TIM5_OCPOLARITY_HIGH) + { + TIM5->CCER1 |= TIM5_CCER1_CC1P ; + } + else + { + TIM5->CCER1 &= (uint8_t)(~TIM5_CCER1_CC1P) ; + } +} + + +/** + * @brief Configures the TIM5 Channel 2 polarity. + * @param TIM5_OCPolarity specifies the OC2 Polarity. + * This parameter can be one of the following values: + * - TIM5_OCPOLARITY_LOW: Output Compare active low + * - TIM5_OCPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM5_OC2PolarityConfig(TIM5_OCPolarity_TypeDef TIM5_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM5_OC_POLARITY_OK(TIM5_OCPolarity)); + + /* Set or Reset the CC2P Bit */ + if (TIM5_OCPolarity != TIM5_OCPOLARITY_HIGH) + { + TIM5->CCER1 |= TIM5_CCER1_CC2P ; + } + else + { + TIM5->CCER1 &= (uint8_t)(~TIM5_CCER1_CC2P) ; + } +} + +/** + * @brief Configures the TIM5 Channel 3 polarity. + * @param TIM5_OCPolarity specifies the OC3 Polarity. + * This parameter can be one of the following values: + * - TIM5_OCPOLARITY_LOW: Output Compare active low + * - TIM5_OCPOLARITY_HIGH: Output Compare active high + * @retval None + */ +void TIM5_OC3PolarityConfig(TIM5_OCPolarity_TypeDef TIM5_OCPolarity) +{ + /* Check the parameters */ + assert_param(IS_TIM5_OC_POLARITY_OK(TIM5_OCPolarity)); + + /* Set or Reset the CC3P Bit */ + if (TIM5_OCPolarity != TIM5_OCPOLARITY_HIGH) + { + TIM5->CCER2 |= TIM5_CCER2_CC3P ; + } + else + { + TIM5->CCER2 &= (uint8_t)(~TIM5_CCER2_CC3P) ; + } +} + +/** + * @brief Enables or disables the TIM5 Capture Compare Channel x. + * @param TIM5_Channel specifies the TIM5 Channel. + * This parameter can be one of the following values: + * - TIM5_Channel1: TIM5 Channel1 + * - TIM5_Channel2: TIM5 Channel2 + * - TIM5_Channel3: TIM5 Channel3 + * @param NewState specifies the TIM5 Channel CCxE bit new state. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM5_CCxCmd(TIM5_Channel_TypeDef TIM5_Channel, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM5_CHANNEL_OK(TIM5_Channel)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (TIM5_Channel == TIM5_CHANNEL_1) + { + /* Set or Reset the CC1E Bit */ + if (NewState != DISABLE) + { + TIM5->CCER1 |= TIM5_CCER1_CC1E ; + } + else + { + TIM5->CCER1 &= (uint8_t)(~TIM5_CCER1_CC1E) ; + } + + } + else if (TIM5_Channel == TIM5_CHANNEL_2) + { + /* Set or Reset the CC2E Bit */ + if (NewState != DISABLE) + { + TIM5->CCER1 |= TIM5_CCER1_CC2E; + } + else + { + TIM5->CCER1 &= (uint8_t)(~TIM5_CCER1_CC2E) ; + } + } + else + { + /* Set or Reset the CC3E Bit */ + if (NewState != DISABLE) + { + TIM5->CCER2 |= TIM5_CCER2_CC3E; + } + else + { + TIM5->CCER2 &= (uint8_t)(~TIM5_CCER2_CC3E) ; + } + } +} + +/** + * @brief Selects the TIM5 Output Compare Mode. This function disables the + * selected channel before changing the Output Compare Mode. User has to + * enable this channel using TIM5_CCxCmd and TIM5_CCxNCmd functions. + * @param TIM5_Channel specifies the TIM5 Channel. + * This parameter can be one of the following values: + * - TIM5_Channel1: TIM5 Channel1 + * - TIM5_Channel2: TIM5 Channel2 + * - TIM5_Channel3: TIM5 Channel3 + * @param TIM5_OCMode specifies the TIM5 Output Compare Mode. + * This parameter can be one of the following values: + * - TIM5_OCMODE_TIMING + * - TIM5_OCMODE_ACTIVE + * - TIM5_OCMODE_TOGGLE + * - TIM5_OCMODE_PWM1 + * - TIM5_OCMODE_PWM2 + * - TIM5_FORCEDACTION_ACTIVE + * - TIM5_FORCEDACTION_INACTIVE + * @retval None + */ +void TIM5_SelectOCxM(TIM5_Channel_TypeDef TIM5_Channel, TIM5_OCMode_TypeDef TIM5_OCMode) +{ + /* Check the parameters */ + assert_param(IS_TIM5_CHANNEL_OK(TIM5_Channel)); + assert_param(IS_TIM5_OCM_OK(TIM5_OCMode)); + + if (TIM5_Channel == TIM5_CHANNEL_1) + { + /* Disable the Channel 1: Reset the CCE Bit */ + TIM5->CCER1 &= (uint8_t)(~TIM5_CCER1_CC1E); + + /* Reset the Output Compare Bits Set the Output Compare Mode */ + TIM5->CCMR1 = (uint8_t)((uint8_t)(TIM5->CCMR1 & (uint8_t)(~TIM5_CCMR_OCM)) + | (uint8_t)TIM5_OCMode); + } + else if (TIM5_Channel == TIM5_CHANNEL_2) + { + /* Disable the Channel 2: Reset the CCE Bit */ + TIM5->CCER1 &= (uint8_t)(~TIM5_CCER1_CC2E); + + /* Reset the Output Compare Bits ** Set the Output Compare Mode */ + TIM5->CCMR2 = (uint8_t)((uint8_t)(TIM5->CCMR2 & (uint8_t)(~TIM5_CCMR_OCM)) + | (uint8_t)TIM5_OCMode); + } + else + { + /* Disable the Channel 3: Reset the CCE Bit */ + TIM5->CCER2 &= (uint8_t)(~TIM5_CCER2_CC3E); + + /* Reset the Output Compare Bits ** Set the Output Compare Mode */ + TIM5->CCMR3 = (uint8_t)((uint8_t)(TIM5->CCMR3 & (uint8_t)(~TIM5_CCMR_OCM)) + | (uint8_t)TIM5_OCMode); + } +} + +/** + * @brief Sets the TIM5 Counter Register value. + * @param Counter specifies the Counter register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM5_SetCounter(uint16_t Counter) +{ + /* Set the Counter Register value */ + TIM5->CNTRH = (uint8_t)(Counter >> 8); + TIM5->CNTRL = (uint8_t)(Counter); +} + +/** + * @brief Sets the TIM5 Autoreload Register value. + * @param Autoreload specifies the Autoreload register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM5_SetAutoreload(uint16_t Autoreload) +{ + /* Set the Autoreload Register value */ + TIM5->ARRH = (uint8_t)(Autoreload >> 8); + TIM5->ARRL = (uint8_t)(Autoreload); +} + +/** + * @brief Sets the TIM5 Capture Compare1 Register value. + * @param Compare1 specifies the Capture Compare1 register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM5_SetCompare1(uint16_t Compare1) +{ + /* Set the Capture Compare1 Register value */ + TIM5->CCR1H = (uint8_t)(Compare1 >> 8); + TIM5->CCR1L = (uint8_t)(Compare1); +} + +/** + * @brief Sets the TIM5 Capture Compare2 Register value. + * @param Compare2 specifies the Capture Compare2 register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM5_SetCompare2(uint16_t Compare2) +{ + /* Set the Capture Compare2 Register value */ + TIM5->CCR2H = (uint8_t)(Compare2 >> 8); + TIM5->CCR2L = (uint8_t)(Compare2); +} + +/** + * @brief Sets the TIM5 Capture Compare3 Register value. + * @param Compare3 specifies the Capture Compare3 register new value. + * This parameter is between 0x0000 and 0xFFFF. + * @retval None + */ +void TIM5_SetCompare3(uint16_t Compare3) +{ + /* Set the Capture Compare3 Register value */ + TIM5->CCR3H = (uint8_t)(Compare3 >> 8); + TIM5->CCR3L = (uint8_t)(Compare3); +} + +/** + * @brief Sets the TIM5 Input Capture 1 prescaler. + * @param TIM5_IC1Prescaler specifies the Input Capture prescaler new value + * This parameter can be one of the following values: + * - TIM5_ICPSC_DIV1: no prescaler + * - TIM5_ICPSC_DIV2: capture is done once every 2 events + * - TIM5_ICPSC_DIV4: capture is done once every 4 events + * - TIM5_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM5_SetIC1Prescaler(TIM5_ICPSC_TypeDef TIM5_IC1Prescaler) +{ + /* Check the parameters */ + assert_param(IS_TIM5_IC_PRESCALER_OK(TIM5_IC1Prescaler)); + + /* Reset the IC1PSC Bits */ /* Set the IC1PSC value */ + TIM5->CCMR1 = (uint8_t)((uint8_t)(TIM5->CCMR1 & (uint8_t)(~TIM5_CCMR_ICxPSC))| + (uint8_t)TIM5_IC1Prescaler); +} + +/** + * @brief Sets the TIM5 Input Capture 2 prescaler. + * @param TIM5_IC2Prescaler specifies the Input Capture prescaler new value + * This parameter can be one of the following values: + * - TIM5_ICPSC_DIV1: no prescaler + * - TIM5_ICPSC_DIV2: capture is done once every 2 events + * - TIM5_ICPSC_DIV4: capture is done once every 4 events + * - TIM5_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM5_SetIC2Prescaler(TIM5_ICPSC_TypeDef TIM5_IC2Prescaler) +{ + /* Check the parameters */ + assert_param(IS_TIM5_IC_PRESCALER_OK(TIM5_IC2Prescaler)); + + /* Reset the IC1PSC Bits */ /* Set the IC1PSC value */ + TIM5->CCMR2 = (uint8_t)((uint8_t)(TIM5->CCMR2 & (uint8_t)(~TIM5_CCMR_ICxPSC)) + | (uint8_t)TIM5_IC2Prescaler); +} + +/** + * @brief Sets the TIM5 Input Capture 3 prescaler. + * @param TIM5_IC3Prescaler specifies the Input Capture prescaler new value + * This parameter can be one of the following values: + * - TIM5_ICPSC_DIV1: no prescaler + * - TIM5_ICPSC_DIV2: capture is done once every 2 events + * - TIM5_ICPSC_DIV4: capture is done once every 4 events + * - TIM5_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM5_SetIC3Prescaler(TIM5_ICPSC_TypeDef TIM5_IC3Prescaler) +{ + /* Check the parameters */ + assert_param(IS_TIM5_IC_PRESCALER_OK(TIM5_IC3Prescaler)); + /* Reset the IC1PSC Bits */ /* Set the IC1PSC value */ + TIM5->CCMR3 = (uint8_t)((uint8_t)(TIM5->CCMR3 & (uint8_t)(~TIM5_CCMR_ICxPSC)) | + (uint8_t)TIM5_IC3Prescaler); +} + +/** + * @brief Gets the TIM5 Input Capture 1 value. + * @param None + * @retval Capture Compare 1 Register value. + */ +uint16_t TIM5_GetCapture1(void) +{ + uint16_t temp = 0; + + temp = ((uint16_t)TIM5->CCR1H << 8); + + /* Get the Capture 1 Register value */ + return (uint16_t)(temp | (uint16_t)(TIM5->CCR1L)); +} + +/** + * @brief Gets the TIM5 Input Capture 2 value. + * @param None + * @retval Capture Compare 2 Register value. + */ +uint16_t TIM5_GetCapture2(void) +{ + uint16_t temp = 0; + + temp = ((uint16_t)TIM5->CCR2H << 8); + + /* Get the Capture 2 Register value */ + return (uint16_t)(temp | (uint16_t)(TIM5->CCR2L)); +} + +/** + * @brief Gets the TIM5 Input Capture 3 value. + * @param None + * @retval Capture Compare 3 Register value. + */ +uint16_t TIM5_GetCapture3(void) +{ + uint16_t temp = 0; + + temp = ((uint16_t)TIM5->CCR3H << 8); + /* Get the Capture 1 Register value */ + return (uint16_t)(temp | (uint16_t)(TIM5->CCR3L)); +} + +/** + * @brief Gets the TIM5 Counter value. + * @param None + * @retval Counter Register value. + */ +uint16_t TIM5_GetCounter(void) +{ + uint16_t tmpcntr = 0; + + tmpcntr = ((uint16_t)TIM5->CNTRH << 8); + /* Get the Counter Register value */ + return (uint16_t)(tmpcntr | (uint16_t)(TIM5->CNTRL)); +} + +/** + * @brief Gets the TIM5 Prescaler value. + * @param None + * @retval Prescaler Register configuration value @ref TIM5_Prescaler_TypeDef . + */ +TIM5_Prescaler_TypeDef TIM5_GetPrescaler(void) +{ + /* Get the Prescaler Register value */ + return (TIM5_Prescaler_TypeDef)(TIM5->PSCR); +} + +/** + * @brief Checks whether the specified TIM5 flag is set or not. + * @param TIM5_FLAG specifies the flag to check. + * This parameter can be one of the following values: + * - TIM5_FLAG_UPDATE: TIM5 update Flag + * - TIM5_FLAG_CC1: TIM5 Capture Compare 1 Flag + * - TIM5_FLAG_CC2: TIM5 Capture Compare 2 Flag + * - TIM5_FLAG_CC3: TIM5 Capture Compare 3 Flag + * - TIM5_FLAG_CC1OF: TIM5 Capture Compare 1 overcapture Flag + * - TIM5_FLAG_CC2OF: TIM5 Capture Compare 2 overcapture Flag + * - TIM5_FLAG_CC3OF: TIM5 Capture Compare 3 overcapture Flag + * @retval FlagStatus The new state of TIM5_FLAG (SET or RESET). + */ +FlagStatus TIM5_GetFlagStatus(TIM5_FLAG_TypeDef TIM5_FLAG) +{ + FlagStatus bitstatus = RESET; + uint8_t tim5_flag_l, tim5_flag_h; + + /* Check the parameters */ + assert_param(IS_TIM5_GET_FLAG_OK(TIM5_FLAG)); + + tim5_flag_l= (uint8_t)(TIM5->SR1 & (uint8_t)TIM5_FLAG); + tim5_flag_h= (uint8_t)((uint16_t)TIM5_FLAG >> 8); + + if (((tim5_flag_l)|(uint8_t)(TIM5->SR2 & tim5_flag_h)) != RESET ) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return (FlagStatus)bitstatus; +} + +/** + * @brief Clears the TIM5’s pending flags. + * @param TIM5_FLAG specifies the flag to clear. + * This parameter can be one of the following values: + * - TIM5_FLAG_UPDATE: TIM5 update Flag + * - TIM5_FLAG_CC1: TIM5 Capture Compare 1 Flag + * - TIM5_FLAG_CC2: TIM5 Capture Compare 2 Flag + * - TIM5_FLAG_CC3: TIM5 Capture Compare 3 Flag + * - TIM5_FLAG_CC1OF: TIM5 Capture Compare 1 overcapture Flag + * - TIM5_FLAG_CC2OF: TIM5 Capture Compare 2 overcapture Flag + * - TIM5_FLAG_CC3OF: TIM5 Capture Compare 3 overcapture Flag + * @retval None. + */ +void TIM5_ClearFlag(TIM5_FLAG_TypeDef TIM5_FLAG) +{ + /* Check the parameters */ + assert_param(IS_TIM5_CLEAR_FLAG_OK(TIM5_FLAG)); + + /* Clear the flags (rc_w0) clear this bit by writing 0. Writing ‘1’ has no effect*/ + TIM5->SR1 = (uint8_t)(~((uint8_t)(TIM5_FLAG))); + TIM5->SR2 &= (uint8_t)(~((uint8_t)((uint16_t)TIM5_FLAG >> 8))); +} + +/** + * @brief Checks whether the TIM5 interrupt has occurred or not. + * @param TIM5_IT specifies the TIM5 interrupt source to check. + * This parameter can be one of the following values: + * - TIM5_IT_UPDATE: TIM5 update Interrupt source + * - TIM5_IT_CC1: TIM5 Capture Compare 1 Interrupt source + * - TIM5_IT_CC2: TIM5 Capture Compare 2 Interrupt source + * - TIM5_IT_CC3: TIM5 Capture Compare 3 Interrupt source + * @retval ITStatus The new state of the TIM5_IT(SET or RESET). + */ + +ITStatus TIM5_GetITStatus(TIM5_IT_TypeDef TIM5_IT) +{ + ITStatus bitstatus = RESET; + uint8_t TIM5_itStatus = 0, TIM5_itEnable = 0; + + /* Check the parameters */ + assert_param(IS_TIM5_GET_IT_OK(TIM5_IT)); + + TIM5_itStatus = (uint8_t)(TIM5->SR1 & TIM5_IT); + + TIM5_itEnable = (uint8_t)(TIM5->IER & TIM5_IT); + + if ((TIM5_itStatus != (uint8_t)RESET ) && (TIM5_itEnable != (uint8_t)RESET )) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return (ITStatus)(bitstatus); +} + +/** + * @brief Clears the TIM5's interrupt pending bits. + * @param TIM5_IT specifies the pending bit to clear. + * This parameter can be one of the following values: + * - TIM5_IT_UPDATE: TIM5 update Interrupt source + * - TIM5_IT_CC1: TIM5 Capture Compare 1 Interrupt source + * - TIM5_IT_CC2: TIM5 Capture Compare 2 Interrupt source + * - TIM5_IT_CC3: TIM5 Capture Compare 3 Interrupt source + * @retval None. + */ +void TIM5_ClearITPendingBit(TIM5_IT_TypeDef TIM5_IT) +{ + /* Check the parameters */ + assert_param(IS_TIM5_IT_OK(TIM5_IT)); + + /* Clear the IT pending Bit */ + TIM5->SR1 = (uint8_t)(~TIM5_IT); +} + +/** + * @brief Configure the TI1 as Input. + * @param TIM5_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * - TIM5_ICPOLARITY_FALLING + * - TIM5_ICPOLARITY_RISING + * @param TIM5_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * - TIM5_ICSELECTION_DIRECTTI: TIM5 Input 1 is selected to + * be connected to IC1. + * - TIM5_ICSELECTION_INDIRECTTI: TIM5 Input 1 is selected to + * be connected to IC2. + * @param TIM5_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI1_Config(uint8_t TIM5_ICPolarity, + uint8_t TIM5_ICSelection, + uint8_t TIM5_ICFilter) +{ + /* Disable the Channel 1: Reset the CCE Bit */ + TIM5->CCER1 &= (uint8_t)(~TIM5_CCER1_CC1E); + + /* Select the Input and set the filter */ + TIM5->CCMR1 = (uint8_t)((uint8_t)(TIM5->CCMR1 & (uint8_t)(~( TIM5_CCMR_CCxS | TIM5_CCMR_ICxF ))) + | (uint8_t)(( (TIM5_ICSelection)) | ((uint8_t)( TIM5_ICFilter << 4)))); + + /* Select the Polarity */ + if (TIM5_ICPolarity != TIM5_ICPOLARITY_RISING) + { + TIM5->CCER1 |= TIM5_CCER1_CC1P ; + } + else + { + TIM5->CCER1 &= (uint8_t)(~TIM5_CCER1_CC1P) ; + } + /* Set the CCE Bit */ + TIM5->CCER1 |= TIM5_CCER1_CC1E; +} + +/** + * @brief Configure the TI2 as Input. + * @param TIM5_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * - TIM5_ICPOLARITY_FALLING + * - TIM5_ICPOLARITY_RISING + * @param TIM5_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * - TIM5_ICSELECTION_DIRECTTI: TIM5 Input 2 is selected to + * be connected to IC2. + * - TIM5_ICSELECTION_INDIRECTTI: TIM5 Input 2 is selected to + * be connected to IC1. + * @param TIM5_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI2_Config(uint8_t TIM5_ICPolarity, + uint8_t TIM5_ICSelection, + uint8_t TIM5_ICFilter) +{ + /* Disable the Channel 2: Reset the CCE Bit */ + TIM5->CCER1 &= (uint8_t)(~TIM5_CCER1_CC2E); + + /* Select the Input and set the filter */ + TIM5->CCMR2 = (uint8_t)((uint8_t)(TIM5->CCMR2 & (uint8_t)(~( TIM5_CCMR_CCxS | TIM5_CCMR_ICxF))) + | (uint8_t)(( (TIM5_ICSelection)) | ((uint8_t)( TIM5_ICFilter << 4)))); + + + /* Select the Polarity */ + if (TIM5_ICPolarity != TIM5_ICPOLARITY_RISING) + { + TIM5->CCER1 |= TIM5_CCER1_CC2P ; + } + else + { + TIM5->CCER1 &= (uint8_t)(~TIM5_CCER1_CC2P) ; + } + + /* Set the CCE Bit */ + TIM5->CCER1 |= TIM5_CCER1_CC2E; +} + +/** + * @brief Configure the TI3 as Input. + * @param TIM5_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * - TIM5_ICPOLARITY_FALLING + * - TIM5_ICPOLARITY_RISING + * @param TIM5_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * - TIM5_ICSELECTION_DIRECTTI: TIM5 Input 3 is selected to + * be connected to IC3. + * @param TIM5_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI3_Config(uint8_t TIM5_ICPolarity, uint8_t TIM5_ICSelection, + uint8_t TIM5_ICFilter) +{ + /* Disable the Channel 3: Reset the CCE Bit */ + TIM5->CCER2 &= (uint8_t)(~TIM5_CCER2_CC3E); + + /* Select the Input and set the filter */ + TIM5->CCMR3 = (uint8_t)((uint8_t)(TIM5->CCMR3 & (uint8_t)(~( TIM5_CCMR_CCxS | TIM5_CCMR_ICxF))) + | (uint8_t)(( (TIM5_ICSelection)) | ((uint8_t)( TIM5_ICFilter << 4)))); + + + /* Select the Polarity */ + if (TIM5_ICPolarity != TIM5_ICPOLARITY_RISING) + { + TIM5->CCER2 |= TIM5_CCER2_CC3P ; + } + else + { + TIM5->CCER2 &= (uint8_t)(~TIM5_CCER2_CC3P) ; + } + /* Set the CCE Bit */ + TIM5->CCER2 |= TIM5_CCER2_CC3E; +} + +/** + * @brief Enables the TIM5 internal Clock. + * @par Parameters: + * None + * @retval None + */ +void TIM5_InternalClockConfig(void) +{ + /* Disable slave mode to clock the prescaler directly with the internal clock */ + TIM5->SMCR &= (uint8_t)(~TIM5_SMCR_SMS); +} + +/** + * @brief Selects the TIM5 Trigger Output Mode. + * @param TIM5_TRGOSource : Specifies the Trigger Output source. + * This parameter can be one of the @ref TIM5_TRGOSource_TypeDef enumeration. + * @retval None + */ +void TIM5_SelectOutputTrigger(TIM5_TRGOSource_TypeDef TIM5_TRGOSource) +{ + uint8_t tmpcr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM5_TRGO_SOURCE_OK(TIM5_TRGOSource)); + + tmpcr2 = TIM5->CR2; + + /* Reset the MMS Bits */ + tmpcr2 &= (uint8_t)(~TIM5_CR2_MMS); + + /* Select the TRGO source */ + tmpcr2 |= (uint8_t)TIM5_TRGOSource; + + TIM5->CR2 = tmpcr2; +} + +/** + * @brief Selects the TIM5 Slave Mode. + * @param TIM5_SlaveMode : Specifies the TIM5 Slave Mode. + * This parameter can be one of the @ref TIM5_SlaveMode_TypeDef enumeration. + * @retval None + */ +void TIM5_SelectSlaveMode(TIM5_SlaveMode_TypeDef TIM5_SlaveMode) +{ + uint8_t tmpsmcr = 0; + + /* Check the parameters */ + assert_param(IS_TIM5_SLAVE_MODE_OK(TIM5_SlaveMode)); + + tmpsmcr = TIM5->SMCR; + + /* Reset the SMS Bits */ + tmpsmcr &= (uint8_t)(~TIM5_SMCR_SMS); + + /* Select the Slave Mode */ + tmpsmcr |= (uint8_t)TIM5_SlaveMode; + + TIM5->SMCR = tmpsmcr; +} + +/** + * @brief Selects the TIM5 Input Trigger source. + * @param TIM5_InputTriggerSource : Specifies Input Trigger source. + * This parameter can be one of the @ref TIM5_TS_TypeDef enumeration. + * @retval None + */ +void TIM5_SelectInputTrigger(TIM5_TS_TypeDef TIM5_InputTriggerSource) +{ + uint8_t tmpsmcr = 0; + + /* Check the parameters */ + assert_param(IS_TIM5_TRIGGER_SELECTION_OK(TIM5_InputTriggerSource)); + + tmpsmcr = TIM5->SMCR; + + /* Select the Trigger Source */ + tmpsmcr &= (uint8_t)(~TIM5_SMCR_TS); + tmpsmcr |= (uint8_t)TIM5_InputTriggerSource; + + TIM5->SMCR = (uint8_t)tmpsmcr; +} + +/** + * @brief Configures the TIM5 Encoder Interface. + * @param TIM5_EncoderMode : Specifies the TIM5 Encoder Mode. + * This parameter can be one of the @ref TIM5_EncoderMode_TypeDef enumeration. + * @param TIM5_IC1Polarity : Specifies the IC1 Polarity. + * This parameter can be one of the @ref TIM5_ICPolarity_TypeDef enumeration. + * @param TIM5_IC2Polarity : Specifies the IC2 Polarity. + * This parameter can be one of the @ref TIM5_ICPolarity_TypeDef enumeration. + * @retval None + */ +void TIM5_EncoderInterfaceConfig(TIM5_EncoderMode_TypeDef TIM5_EncoderMode, + TIM5_ICPolarity_TypeDef TIM5_IC1Polarity, + TIM5_ICPolarity_TypeDef TIM5_IC2Polarity) +{ + uint8_t tmpsmcr = 0; + uint8_t tmpccmr1 = 0; + uint8_t tmpccmr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM5_ENCODER_MODE_OK(TIM5_EncoderMode)); + assert_param(IS_TIM5_IC_POLARITY_OK(TIM5_IC1Polarity)); + assert_param(IS_TIM5_IC_POLARITY_OK(TIM5_IC2Polarity)); + + tmpsmcr = TIM5->SMCR; + tmpccmr1 = TIM5->CCMR1; + tmpccmr2 = TIM5->CCMR2; + + /* Set the encoder Mode */ + tmpsmcr &= (uint8_t)(TIM5_SMCR_MSM | TIM5_SMCR_TS) ; + tmpsmcr |= (uint8_t)TIM5_EncoderMode; + + /* Select the Capture Compare 1 and the Capture Compare 2 as input */ + tmpccmr1 &= (uint8_t)(~TIM5_CCMR_CCxS); + tmpccmr2 &= (uint8_t)(~TIM5_CCMR_CCxS); + tmpccmr1 |= TIM5_CCMR_TIxDirect_Set; + tmpccmr2 |= TIM5_CCMR_TIxDirect_Set; + + /* Set the TI1 and the TI2 Polarities */ + if (TIM5_IC1Polarity == TIM5_ICPOLARITY_FALLING) + { + TIM5->CCER1 |= TIM5_CCER1_CC1P ; + } + else + { + TIM5->CCER1 &= (uint8_t)(~TIM5_CCER1_CC1P) ; + } + + if (TIM5_IC2Polarity == TIM5_ICPOLARITY_FALLING) + { + TIM5->CCER1 |= TIM5_CCER1_CC2P ; + } + else + { + TIM5->CCER1 &= (uint8_t)(~TIM5_CCER1_CC2P) ; + } + + TIM5->SMCR = tmpsmcr; + TIM5->CCMR1 = tmpccmr1; + TIM5->CCMR2 = tmpccmr2; +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_tim6.c b/LOCK_STM8_BF/lib/src/stm8s_tim6.c new file mode 100644 index 0000000..eb1b035 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_tim6.c @@ -0,0 +1,515 @@ +/** + ****************************************************************************** + * @file stm8s_tim6.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the TIM6 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_tim6.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** + * @addtogroup TIM6_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the TIM6 peripheral registers to their default reset values. + * @param None + * @retval None + */ +void TIM6_DeInit(void) +{ + TIM6->CR1 = TIM6_CR1_RESET_VALUE; + TIM6->CR2 = TIM6_CR2_RESET_VALUE; + TIM6->SMCR = TIM6_SMCR_RESET_VALUE; + TIM6->IER = TIM6_IER_RESET_VALUE; + TIM6->CNTR = TIM6_CNTR_RESET_VALUE; + TIM6->PSCR = TIM6_PSCR_RESET_VALUE; + TIM6->ARR = TIM6_ARR_RESET_VALUE; + TIM6->SR1 = TIM6_SR1_RESET_VALUE; +} + +/** + * @brief Initializes the TIM6 Time Base Unit according to the specified + * parameters. + * @param TIM6_Prescaler : This parameter can be any of the @Ref TIM5_Prescaler_TypeDef enumeration. + * @param TIM6_Period : This parameter must be a value between 0x00 and 0xFF. + * @retval None + */ +void TIM6_TimeBaseInit(TIM6_Prescaler_TypeDef TIM6_Prescaler, + uint8_t TIM6_Period) +{ + /* Check TIM6 prescaler value */ + assert_param(IS_TIM6_PRESCALER_OK(TIM6_Prescaler)); + /* Set the Autoreload value */ + TIM6->ARR = (uint8_t)(TIM6_Period); + /* Set the Prescaler value */ + TIM6->PSCR = (uint8_t)(TIM6_Prescaler); +} + +/** + * @brief Enables or disables the TIM6 peripheral. + * @param NewState : The new state of the TIM6 peripheral. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void TIM6_Cmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* set or Reset the CEN Bit */ + if (NewState == ENABLE) + { + TIM6->CR1 |= TIM6_CR1_CEN ; + } + else + { + TIM6->CR1 &= (uint8_t)(~TIM6_CR1_CEN) ; + } +} + +/** + * @brief Enables or Disables the TIM6 Update event. + * @param NewState : The new state of the TIM6 peripheral Preload register. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void TIM6_UpdateDisableConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the UDIS Bit */ + if (NewState == ENABLE) + { + TIM6->CR1 |= TIM6_CR1_UDIS ; + } + else + { + TIM6->CR1 &= (uint8_t)(~TIM6_CR1_UDIS) ; + } +} + +/** + * @brief Selects the TIM6 Update Request Interrupt source. + * @param TIM6_UpdateSource : Specifies the Update source. + * This parameter can be one of the @ref TIM6_UpdateSource_TypeDef enumeration. + * @retval None + */ +void TIM6_UpdateRequestConfig(TIM6_UpdateSource_TypeDef TIM6_UpdateSource) +{ + /* Check the parameters */ + assert_param(IS_TIM6_UPDATE_SOURCE_OK(TIM6_UpdateSource)); + + /* Set or Reset the URS Bit */ + if (TIM6_UpdateSource == TIM6_UPDATESOURCE_REGULAR) + { + TIM6->CR1 |= TIM6_CR1_URS ; + } + else + { + TIM6->CR1 &= (uint8_t)(~TIM6_CR1_URS) ; + } +} + +/** + * @brief Selects the TIM6’s One Pulse Mode. + * @param TIM6_OPMode : Specifies the OPM Mode to be used. + * This parameter can be one of the @ref TIM6_OPMode_TypeDef enumeration. + * @retval None + */ +void TIM6_SelectOnePulseMode(TIM6_OPMode_TypeDef TIM6_OPMode) +{ + /* Check the parameters */ + assert_param(IS_TIM6_OPM_MODE_OK(TIM6_OPMode)); + + /* Set or Reset the OPM Bit */ + if (TIM6_OPMode == TIM6_OPMODE_SINGLE) + { + TIM6->CR1 |= TIM6_CR1_OPM ; + } + else + { + TIM6->CR1 &= (uint8_t)(~TIM6_CR1_OPM) ; + } +} + +/** + * @brief Configures the TIM6 Prescaler. + * @param Prescaler : Specifies the Prescaler Register value + * This parameter can be one of the @ref TIM6_Prescaler_TypeDef enumeration. + * @param TIM6_PSCReloadMode : Specifies the TIM6 Prescaler Reload mode. + * This parameter can be one of the @ref TIM6_PSCReloadMode_TypeDef enumeration. + * @retval None + */ +void TIM6_PrescalerConfig(TIM6_Prescaler_TypeDef Prescaler, + TIM6_PSCReloadMode_TypeDef TIM6_PSCReloadMode) +{ + /* Check the parameters */ + assert_param(IS_TIM6_PRESCALER_RELOAD_OK(TIM6_PSCReloadMode)); + assert_param(IS_TIM6_PRESCALER_OK(Prescaler)); + + /* Set the Prescaler value */ + TIM6->PSCR = (uint8_t)Prescaler; + + /* Set or reset the UG Bit */ + if (TIM6_PSCReloadMode == TIM6_PSCRELOADMODE_IMMEDIATE) + { + TIM6->EGR |= TIM6_EGR_UG ; + } + else + { + TIM6->EGR &= (uint8_t)(~TIM6_EGR_UG) ; + } +} + +/** + * @brief Enables or disables TIM6 peripheral Preload register on ARR. + * @param NewState : The new state of the TIM6 peripheral Preload register. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void TIM6_ARRPreloadConfig(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the ARPE Bit */ + if (NewState == ENABLE) + { + TIM6->CR1 |= TIM6_CR1_ARPE ; + } + else + { + TIM6->CR1 &= (uint8_t)(~TIM6_CR1_ARPE) ; + } +} + +/** + * @brief Sets the TIM6 Counter Register value. + * @param Counter : Specifies the Counter register new value. + * This parameter is between 0x00 and 0xFF. + * @retval None + */ +void TIM6_SetCounter(uint8_t Counter) +{ + /* Set the Counter Register value */ + TIM6->CNTR = (uint8_t)(Counter); +} + +/** + * @brief Sets the TIM6 Autoreload Register value. + * @param Autoreload : Specifies the Autoreload register new value. + * This parameter is between 0x00 and 0xFF. + * @retval None + */ +void TIM6_SetAutoreload(uint8_t Autoreload) +{ + /* Set the Autoreload Register value */ + TIM6->ARR = (uint8_t)(Autoreload); +} + +/** + * @brief Gets the TIM6 Counter value. + * @param None + * @retval uint8_t: Counter Register value. + */ +uint8_t TIM6_GetCounter(void) +{ + uint8_t tmpcntr=0; + tmpcntr = TIM6->CNTR; + /* Get the Counter Register value */ + return ((uint8_t)tmpcntr); +} + +/** + * @brief Gets the TIM6 Prescaler value. + * @param None + * @retval TIM6_Prescaler_TypeDef : Prescaler Register configuration value. + */ +TIM6_Prescaler_TypeDef TIM6_GetPrescaler(void) +{ + /* Get the Prescaler Register value */ + return ((TIM6_Prescaler_TypeDef)TIM6->PSCR); +} + +/** + * @brief Enables or disables the specified TIM6 interrupts. + * @param TIM6_IT : Specifies the TIM6 interrupts sources to be enabled or disabled. + * This parameter can be any combination of the @ref TIM6_IT_TypeDef enumeration. + * @param NewState : The new state of the TIM6 peripheral. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + * @par Required preconditions: + * If QST option bit is enabled, the TIM6 Interrupt vector will be mapped on IRQ number 2 (irq0). + * Otherwise, it will be mapped on IRQ number 27 (irq25). + */ +void TIM6_ITConfig(TIM6_IT_TypeDef TIM6_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM6_IT_OK(TIM6_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState == ENABLE) + { + /* Enable the Interrupt sources */ + TIM6->IER |= (uint8_t)TIM6_IT; + } + else + { + /* Disable the Interrupt sources */ + TIM6->IER &= (uint8_t)(~(uint8_t)TIM6_IT); + } +} + +/** + * @brief Clears the TIM’s pending flags. + * @param TIM6_FLAG : Specifies the flag to clear. + * This parameter can be one of the @ref TIM6_FLAG_TypeDef enumeration. + * @retval None + */ +void TIM6_ClearFlag(TIM6_FLAG_TypeDef TIM6_FLAG) +{ + /* Check the parameters */ + assert_param(IS_TIM6_CLEAR_FLAG_OK((uint8_t)TIM6_FLAG)); + /* Clear the flags (rc_w0) clear this bit by writing 0. Writing ‘1’ has no effect*/ + TIM6->SR1 &= (uint8_t)(~((uint8_t)TIM6_FLAG)); +} + +/** + * @brief Checks whether the TIM6 interrupt has occurred or not. + * @param TIM6_IT : Specifies the TIM6 interrupt source to check. + * This parameter can be one of the @ref TIM6_IT_TypeDef enumeration. + * @retval ITStatus : The new state of the TIM6_IT. + * This parameter can be any of the @ref ITStatus enumeration. + */ +ITStatus TIM6_GetITStatus(TIM6_IT_TypeDef TIM6_IT) +{ + ITStatus bitstatus = RESET; + uint8_t itStatus = 0, itEnable = 0; + + /* Check the parameters */ + assert_param(IS_TIM6_GET_IT_OK(TIM6_IT)); + + itStatus = (uint8_t)(TIM6->SR1 & (uint8_t)TIM6_IT); + + itEnable = (uint8_t)(TIM6->IER & (uint8_t)TIM6_IT); + + if ((itStatus != (uint8_t)RESET ) && (itEnable != (uint8_t)RESET )) + { + bitstatus = (ITStatus)SET; + } + else + { + bitstatus = (ITStatus)RESET; + } + return ((ITStatus)bitstatus); +} + +/** + * @brief Configures the TIM6 event to be generated by software. + * @param TIM6_EventSource : Specifies the event source. + * This parameter can be one of the @ref TIM6_EventSource_TypeDef enumeration. + * @retval None + */ +void TIM6_GenerateEvent(TIM6_EventSource_TypeDef TIM6_EventSource) +{ + /* Check the parameters */ + assert_param(IS_TIM6_EVENT_SOURCE_OK((uint8_t)TIM6_EventSource)); + + /* Set the event sources */ + TIM6->EGR |= (uint8_t)TIM6_EventSource; +} + +/** + * @brief Checks whether the specified TIM6 flag is set or not. + * @param TIM6_FLAG : Specifies the flag to check. + * This parameter can be one of the @ref TIM6_FLAG_TypeDef enumeration. + * @retval FlagStatus : The new state of TIM6_FLAG. + * This parameter can be any of the @ref FlagStatus enumeration. + */ +FlagStatus TIM6_GetFlagStatus(TIM6_FLAG_TypeDef TIM6_FLAG) +{ + volatile FlagStatus bitstatus = RESET; + + /* Check the parameters */ + assert_param(IS_TIM6_GET_FLAG_OK(TIM6_FLAG)); + + if ((TIM6->SR1 & (uint8_t)TIM6_FLAG) != 0) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return ((FlagStatus)bitstatus); +} + +/** + * @brief Clears the TIM6's interrupt pending bits. + * @param TIM6_IT : Specifies the pending bit to clear. + * This parameter can be one of the @ref TIM6_IT_TypeDef enumeration. + * @retval None + */ +void TIM6_ClearITPendingBit(TIM6_IT_TypeDef TIM6_IT) +{ + /* Check the parameters */ + assert_param(IS_TIM6_IT_OK(TIM6_IT)); + + /* Clear the IT pending Bit */ + TIM6->SR1 &= (uint8_t)(~(uint8_t)TIM6_IT); +} + +/** + * @brief Selects the TIM6 Trigger Output Mode. + * @param TIM6_TRGOSource : Specifies the Trigger Output source. + * This parameter can be one of the @ref TIM6_TRGOSource_TypeDef enumeration. + * @retval None + */ +void TIM6_SelectOutputTrigger(TIM6_TRGOSource_TypeDef TIM6_TRGOSource) +{ + uint8_t tmpcr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM6_TRGO_SOURCE_OK(TIM6_TRGOSource)); + + tmpcr2 = TIM6->CR2; + + /* Reset the MMS Bits */ + tmpcr2 &= (uint8_t)(~TIM6_CR2_MMS); + + /* Select the TRGO source */ + tmpcr2 |= (uint8_t)TIM6_TRGOSource; + + TIM6->CR2 = tmpcr2; +} + +/** + * @brief Sets or Resets the TIM6 Master/Slave Mode. + * @param NewState : The new state of the synchronization between TIM6 and its slaves (through TRGO). + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ + +void TIM6_SelectMasterSlaveMode(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Set or Reset the MSM Bit */ + if (NewState == ENABLE) + { + TIM6->SMCR |= TIM6_SMCR_MSM; + } + else + { + TIM6->SMCR &= (uint8_t)(~TIM6_SMCR_MSM); + } +} + +/** + * @brief Selects the TIM6 Input Trigger source. + * @param TIM6_InputTriggerSource : Specifies Input Trigger source. + * This parameter can be one of the @ref TIM6_TS_TypeDef enumeration. + * @retval None + */ +void TIM6_SelectInputTrigger(TIM6_TS_TypeDef TIM6_InputTriggerSource) +{ + uint8_t tmpsmcr = 0; + + /* Check the parameters */ + assert_param(IS_TIM6_TRIGGER_SELECTION_OK(TIM6_InputTriggerSource)); + + tmpsmcr = TIM6->SMCR; + + /* Select the Trigger Source */ + tmpsmcr &= (uint8_t)(~TIM6_SMCR_TS); + tmpsmcr |= (uint8_t)TIM6_InputTriggerSource; + + TIM6->SMCR = (uint8_t)tmpsmcr; +} + +/** + * @brief Enables the TIM6 internal Clock. + * @param None + * @retval None + */ +void TIM6_InternalClockConfig(void) +{ + /* Disable slave mode to clock the prescaler directly with the internal clock */ + TIM6->SMCR &= (uint8_t)(~TIM6_SMCR_SMS); +} + +/** + * @brief Selects the TIM6 Slave Mode. + * @param TIM6_SlaveMode : Specifies the TIM6 Slave Mode. + * This parameter can be one of the @ref TIM6_SlaveMode_TypeDef enumeration. + * @retval None + */ +void TIM6_SelectSlaveMode(TIM6_SlaveMode_TypeDef TIM6_SlaveMode) +{ + uint8_t tmpsmcr = 0; + + /* Check the parameters */ + assert_param(IS_TIM6_SLAVE_MODE_OK(TIM6_SlaveMode)); + + tmpsmcr = TIM6->SMCR; + + /* Reset the SMS Bits */ + tmpsmcr &= (uint8_t)(~TIM6_SMCR_SMS); + + /* Select the Slave Mode */ + tmpsmcr |= (uint8_t)TIM6_SlaveMode; + + TIM6->SMCR = tmpsmcr; +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_uart1.c b/LOCK_STM8_BF/lib/src/stm8s_uart1.c new file mode 100644 index 0000000..4efc56f --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_uart1.c @@ -0,0 +1,800 @@ +/** + ******************************************************************************** + * @file stm8s_uart1.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the UART1 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_uart1.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ + +/** @} + * @addtogroup UART1_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the UART peripheral. + * @param None + * @retval None + */ +void UART1_DeInit(void) +{ + /* Clear the Idle Line Detected bit in the status register by a read + to the UART1_SR register followed by a Read to the UART1_DR register */ + (void)UART1->SR; + (void)UART1->DR; + + UART1->BRR2 = UART1_BRR2_RESET_VALUE; /* Set UART1_BRR2 to reset value 0x00 */ + UART1->BRR1 = UART1_BRR1_RESET_VALUE; /* Set UART1_BRR1 to reset value 0x00 */ + + UART1->CR1 = UART1_CR1_RESET_VALUE; /* Set UART1_CR1 to reset value 0x00 */ + UART1->CR2 = UART1_CR2_RESET_VALUE; /* Set UART1_CR2 to reset value 0x00 */ + UART1->CR3 = UART1_CR3_RESET_VALUE; /* Set UART1_CR3 to reset value 0x00 */ + UART1->CR4 = UART1_CR4_RESET_VALUE; /* Set UART1_CR4 to reset value 0x00 */ + UART1->CR5 = UART1_CR5_RESET_VALUE; /* Set UART1_CR5 to reset value 0x00 */ + + UART1->GTR = UART1_GTR_RESET_VALUE; + UART1->PSCR = UART1_PSCR_RESET_VALUE; +} + +/** + * @brief Initializes the UART1 according to the specified parameters. + * @note Configure in Push Pull or Open Drain mode the Tx pin by setting the + * correct I/O Port register according the product package and line + * configuration + * @param BaudRate: The baudrate. + * @param WordLength : This parameter can be any of the + * @ref UART1_WordLength_TypeDef enumeration. + * @param StopBits: This parameter can be any of the + * @ref UART1_StopBits_TypeDef enumeration. + * @param Parity: This parameter can be any of the + * @ref UART1_Parity_TypeDef enumeration. + * @param SyncMode: This parameter can be any of the + * @ref UART1_SyncMode_TypeDef values. + * @param Mode: This parameter can be any of the @ref UART1_Mode_TypeDef values + * @retval None + */ +void UART1_Init(uint32_t BaudRate, UART1_WordLength_TypeDef WordLength, + UART1_StopBits_TypeDef StopBits, UART1_Parity_TypeDef Parity, + UART1_SyncMode_TypeDef SyncMode, UART1_Mode_TypeDef Mode) +{ + uint32_t BaudRate_Mantissa = 0, BaudRate_Mantissa100 = 0; + + /* Check the parameters */ + assert_param(IS_UART1_BAUDRATE_OK(BaudRate)); + assert_param(IS_UART1_WORDLENGTH_OK(WordLength)); + assert_param(IS_UART1_STOPBITS_OK(StopBits)); + assert_param(IS_UART1_PARITY_OK(Parity)); + assert_param(IS_UART1_MODE_OK((uint8_t)Mode)); + assert_param(IS_UART1_SYNCMODE_OK((uint8_t)SyncMode)); + + /* Clear the word length bit */ + UART1->CR1 &= (uint8_t)(~UART1_CR1_M); + + /* Set the word length bit according to UART1_WordLength value */ + UART1->CR1 |= (uint8_t)WordLength; + + /* Clear the STOP bits */ + UART1->CR3 &= (uint8_t)(~UART1_CR3_STOP); + /* Set the STOP bits number according to UART1_StopBits value */ + UART1->CR3 |= (uint8_t)StopBits; + + /* Clear the Parity Control bit */ + UART1->CR1 &= (uint8_t)(~(UART1_CR1_PCEN | UART1_CR1_PS )); + /* Set the Parity Control bit to UART1_Parity value */ + UART1->CR1 |= (uint8_t)Parity; + + /* Clear the LSB mantissa of UART1DIV */ + UART1->BRR1 &= (uint8_t)(~UART1_BRR1_DIVM); + /* Clear the MSB mantissa of UART1DIV */ + UART1->BRR2 &= (uint8_t)(~UART1_BRR2_DIVM); + /* Clear the Fraction bits of UART1DIV */ + UART1->BRR2 &= (uint8_t)(~UART1_BRR2_DIVF); + + /* Set the UART1 BaudRates in BRR1 and BRR2 registers according to UART1_BaudRate value */ + BaudRate_Mantissa = ((uint32_t)CLK_GetClockFreq() / (BaudRate << 4)); + BaudRate_Mantissa100 = (((uint32_t)CLK_GetClockFreq() * 100) / (BaudRate << 4)); + /* Set the fraction of UART1DIV */ + UART1->BRR2 |= (uint8_t)((uint8_t)(((BaudRate_Mantissa100 - (BaudRate_Mantissa * 100)) << 4) / 100) & (uint8_t)0x0F); + /* Set the MSB mantissa of UART1DIV */ + UART1->BRR2 |= (uint8_t)((BaudRate_Mantissa >> 4) & (uint8_t)0xF0); + /* Set the LSB mantissa of UART1DIV */ + UART1->BRR1 |= (uint8_t)BaudRate_Mantissa; + + /* Disable the Transmitter and Receiver before setting the LBCL, CPOL and CPHA bits */ + UART1->CR2 &= (uint8_t)~(UART1_CR2_TEN | UART1_CR2_REN); + /* Clear the Clock Polarity, lock Phase, Last Bit Clock pulse */ + UART1->CR3 &= (uint8_t)~(UART1_CR3_CPOL | UART1_CR3_CPHA | UART1_CR3_LBCL); + /* Set the Clock Polarity, lock Phase, Last Bit Clock pulse */ + UART1->CR3 |= (uint8_t)((uint8_t)SyncMode & (uint8_t)(UART1_CR3_CPOL | + UART1_CR3_CPHA | UART1_CR3_LBCL)); + + if ((uint8_t)(Mode & UART1_MODE_TX_ENABLE)) + { + /* Set the Transmitter Enable bit */ + UART1->CR2 |= (uint8_t)UART1_CR2_TEN; + } + else + { + /* Clear the Transmitter Disable bit */ + UART1->CR2 &= (uint8_t)(~UART1_CR2_TEN); + } + if ((uint8_t)(Mode & UART1_MODE_RX_ENABLE)) + { + /* Set the Receiver Enable bit */ + UART1->CR2 |= (uint8_t)UART1_CR2_REN; + } + else + { + /* Clear the Receiver Disable bit */ + UART1->CR2 &= (uint8_t)(~UART1_CR2_REN); + } + /* Set the Clock Enable bit, lock Polarity, lock Phase and Last Bit Clock + pulse bits according to UART1_Mode value */ + if ((uint8_t)(SyncMode & UART1_SYNCMODE_CLOCK_DISABLE)) + { + /* Clear the Clock Enable bit */ + UART1->CR3 &= (uint8_t)(~UART1_CR3_CKEN); + } + else + { + UART1->CR3 |= (uint8_t)((uint8_t)SyncMode & UART1_CR3_CKEN); + } +} + +/** + * @brief Enable the UART1 peripheral. + * @param NewState : The new state of the UART Communication. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void UART1_Cmd(FunctionalState NewState) +{ + if (NewState != DISABLE) + { + /* UART1 Enable */ + UART1->CR1 &= (uint8_t)(~UART1_CR1_UARTD); + } + else + { + /* UART Disable */ + UART1->CR1 |= UART1_CR1_UARTD; + } +} + +/** + * @brief Enables or disables the specified USART interrupts. + * @param UART1_IT specifies the USART interrupt sources to be enabled or disabled. + * This parameter can be one of the following values: + * - UART1_IT_TXE: Transmit Data Register empty interrupt + * - UART1_IT_TC: Transmission complete interrupt + * - UART1_IT_RXNE_OR: Receive Data register not empty and Overrun interrupt + * - UART1_IT_IDLE: Idle line detection interrupt + * - USRT1_IT_ERR: Error interrupt + * @param NewState new state of the specified USART interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART1_ITConfig(UART1_IT_TypeDef UART1_IT, FunctionalState NewState) +{ + uint8_t uartreg = 0, itpos = 0x00; + + /* Check the parameters */ + assert_param(IS_UART1_CONFIG_IT_OK(UART1_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Get the UART1 register index */ + uartreg = (uint8_t)((uint16_t)UART1_IT >> 0x08); + /* Get the UART1 IT index */ + itpos = (uint8_t)((uint8_t)1 << (uint8_t)((uint8_t)UART1_IT & (uint8_t)0x0F)); + + if (NewState != DISABLE) + { + /**< Enable the Interrupt bits according to UART1_IT mask */ + if (uartreg == 0x01) + { + UART1->CR1 |= itpos; + } + else if (uartreg == 0x02) + { + UART1->CR2 |= itpos; + } + else + { + UART1->CR4 |= itpos; + } + } + else + { + /**< Disable the interrupt bits according to UART1_IT mask */ + if (uartreg == 0x01) + { + UART1->CR1 &= (uint8_t)(~itpos); + } + else if (uartreg == 0x02) + { + UART1->CR2 &= (uint8_t)(~itpos); + } + else + { + UART1->CR4 &= (uint8_t)(~itpos); + } + } + +} + +/** + * @brief Enables or disables the UART’s Half Duplex communication. + * @param NewState new state of the UART Communication. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART1_HalfDuplexCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + UART1->CR5 |= UART1_CR5_HDSEL; /**< UART1 Half Duplex Enable */ + } + else + { + UART1->CR5 &= (uint8_t)~UART1_CR5_HDSEL; /**< UART1 Half Duplex Disable */ + } +} + +/** + * @brief Configures the UART’s IrDA interface. + * @param UART1_IrDAMode specifies the IrDA mode. + * This parameter can be any of the @ref UART1_IrDAMode_TypeDef values. + * @retval None + */ +void UART1_IrDAConfig(UART1_IrDAMode_TypeDef UART1_IrDAMode) +{ + assert_param(IS_UART1_IRDAMODE_OK(UART1_IrDAMode)); + + if (UART1_IrDAMode != UART1_IRDAMODE_NORMAL) + { + UART1->CR5 |= UART1_CR5_IRLP; + } + else + { + UART1->CR5 &= ((uint8_t)~UART1_CR5_IRLP); + } +} + +/** + * @brief Enables or disables the UART’s IrDA interface. + * @param NewState new state of the IrDA mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART1_IrDACmd(FunctionalState NewState) +{ + /* Check parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the IrDA mode by setting the IREN bit in the CR3 register */ + UART1->CR5 |= UART1_CR5_IREN; + } + else + { + /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */ + UART1->CR5 &= ((uint8_t)~UART1_CR5_IREN); + } +} + +/** + * @brief Sets the UART1 LIN Break detection length. + * @param UART1_LINBreakDetectionLength specifies the LIN break detection length. + * This parameter can be any of the + * @ref UART1_LINBreakDetectionLength_TypeDef values. + * @retval None + */ +void UART1_LINBreakDetectionConfig(UART1_LINBreakDetectionLength_TypeDef UART1_LINBreakDetectionLength) +{ + assert_param(IS_UART1_LINBREAKDETECTIONLENGTH_OK(UART1_LINBreakDetectionLength)); + + if (UART1_LINBreakDetectionLength != UART1_LINBREAKDETECTIONLENGTH_10BITS) + { + UART1->CR4 |= UART1_CR4_LBDL; + } + else + { + UART1->CR4 &= ((uint8_t)~UART1_CR4_LBDL); + } +} + +/** + * @brief Enables or disables the UART1’s LIN mode. + * @param NewState is new state of the UART1 LIN mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART1_LINCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the LIN mode by setting the LINE bit in the CR2 register */ + UART1->CR3 |= UART1_CR3_LINEN; + } + else + { + /* Disable the LIN mode by clearing the LINE bit in the CR2 register */ + UART1->CR3 &= ((uint8_t)~UART1_CR3_LINEN); + } +} + +/** + * @brief Enables or disables the UART1 Smart Card mode. + * @param NewState: new state of the Smart Card mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART1_SmartCardCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the SC mode by setting the SCEN bit in the CR5 register */ + UART1->CR5 |= UART1_CR5_SCEN; + } + else + { + /* Disable the SC mode by clearing the SCEN bit in the CR5 register */ + UART1->CR5 &= ((uint8_t)(~UART1_CR5_SCEN)); + } +} + +/** + * @brief Enables or disables NACK transmission. + * @note This function is valid only for UART1 because is related to SmartCard mode. + * @param NewState: new state of the Smart Card mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART1_SmartCardNACKCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the NACK transmission by setting the NACK bit in the CR5 register */ + UART1->CR5 |= UART1_CR5_NACK; + } + else + { + /* Disable the NACK transmission by clearing the NACK bit in the CR5 register */ + UART1->CR5 &= ((uint8_t)~(UART1_CR5_NACK)); + } +} + +/** + * @brief Selects the UART1 WakeUp method. + * @param UART1_WakeUp: specifies the UART1 wakeup method. + * This parameter can be any of the @ref UART1_WakeUp_TypeDef values. + * @retval None + */ +void UART1_WakeUpConfig(UART1_WakeUp_TypeDef UART1_WakeUp) +{ + assert_param(IS_UART1_WAKEUP_OK(UART1_WakeUp)); + + UART1->CR1 &= ((uint8_t)~UART1_CR1_WAKE); + UART1->CR1 |= (uint8_t)UART1_WakeUp; +} + +/** + * @brief Determines if the UART1 is in mute mode or not. + * @param NewState: new state of the UART1 mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART1_ReceiverWakeUpCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the mute mode UART1 by setting the RWU bit in the CR2 register */ + UART1->CR2 |= UART1_CR2_RWU; + } + else + { + /* Disable the mute mode UART1 by clearing the RWU bit in the CR1 register */ + UART1->CR2 &= ((uint8_t)~UART1_CR2_RWU); + } +} + +/** + * @brief Returns the most recent received data by the UART1 peripheral. + * @param None + * @retval The received data. + */ +uint8_t UART1_ReceiveData8(void) +{ + return ((char)UART1->DR); +} + +/** + * @brief Returns the most recent received data by the UART1 peripheral. + * @param None + * @retval The received data. + */ +uint16_t UART1_ReceiveData9(void) +{ + uint16_t temp = 0; + + temp = (uint16_t)(((uint16_t)( (uint16_t)UART1->CR1 & (uint16_t)UART1_CR1_R8)) << 1); + return (uint16_t)( (((uint16_t) UART1->DR) | temp ) & ((uint16_t)0x01FF)); +} + +/** + * @brief Transmits 8 bit data through the UART1 peripheral. + * @param Data: The data to transmit. + * @retval None + */ +void UART1_SendData8(uint8_t Data) +{ + /* Transmit Data */ + UART1->DR = Data; +} + +/** + * @brief Transmits 9 bit data through the UART peripheral. + * @param Data : The data to transmit. + * This parameter should be lower than 0x1FF. + * @retval None + */ +void UART1_SendData9(uint16_t Data) +{ + /**< Clear the transmit data bit 8 [8] */ + UART1->CR1 &= ((uint8_t)~UART1_CR1_T8); + /**< Write the transmit data bit [8] */ + UART1->CR1 |= (uint8_t)(((uint8_t)(Data >> 2)) & UART1_CR1_T8); + /**< Write the transmit data bit [0:7] */ + UART1->DR = (uint8_t)(Data); +} + +/** + * @brief Transmits break characters. + * @param None + * @retval None + */ +void UART1_SendBreak(void) +{ + UART1->CR2 |= UART1_CR2_SBK; +} + +/** + * @brief Sets the address of the UART1 node. + * @param UART1_Address: Indicates the address of the UART1 node. + * @retval None + */ +void UART1_SetAddress(uint8_t UART1_Address) +{ + /*assert_param for UART1_Address*/ + assert_param(IS_UART1_ADDRESS_OK(UART1_Address)); + + /* Clear the UART1 address */ + UART1->CR4 &= ((uint8_t)~UART1_CR4_ADD); + /* Set the UART1 address node */ + UART1->CR4 |= UART1_Address; +} + +/** + * @brief Sets the specified UART guard time. + * @note SmartCard Mode should be Enabled + * @param UART1_GuardTime: specifies the guard time. + * @retval None + */ +void UART1_SetGuardTime(uint8_t UART1_GuardTime) +{ + /* Set the UART1 guard time */ + UART1->GTR = UART1_GuardTime; +} + +/** + * @brief Sets the system clock prescaler. + * @note IrDA Low Power mode or smartcard mode should be enabled + * @note This function is related to SmartCard and IrDa mode. + * @param UART1_Prescaler: specifies the prescaler clock. + * This parameter can be one of the following values: + * @par IrDA Low Power Mode + * The clock source is divided by the value given in the register (8 bits) + * - 0000 0000 Reserved + * - 0000 0001 divides the clock source by 1 + * - 0000 0010 divides the clock source by 2 + * - ... + * @par Smart Card Mode + * The clock source is divided by the value given in the register + * (5 significant bits) multiplied by 2 + * - 0 0000 Reserved + * - 0 0001 divides the clock source by 2 + * - 0 0010 divides the clock source by 4 + * - 0 0011 divides the clock source by 6 + * - ... + * @retval None + */ +void UART1_SetPrescaler(uint8_t UART1_Prescaler) +{ + /* Load the UART1 prescaler value*/ + UART1->PSCR = UART1_Prescaler; +} + +/** + * @brief Checks whether the specified UART1 flag is set or not. + * @param UART1_FLAG specifies the flag to check. + * This parameter can be any of the @ref UART1_Flag_TypeDef enumeration. + * @retval FlagStatus (SET or RESET) + */ +FlagStatus UART1_GetFlagStatus(UART1_Flag_TypeDef UART1_FLAG) +{ + FlagStatus status = RESET; + + /* Check parameters */ + assert_param(IS_UART1_FLAG_OK(UART1_FLAG)); + + + /* Check the status of the specified UART1 flag*/ + if (UART1_FLAG == UART1_FLAG_LBDF) + { + if ((UART1->CR4 & (uint8_t)UART1_FLAG) != (uint8_t)0x00) + { + /* UART1_FLAG is set*/ + status = SET; + } + else + { + /* UART1_FLAG is reset*/ + status = RESET; + } + } + else if (UART1_FLAG == UART1_FLAG_SBK) + { + if ((UART1->CR2 & (uint8_t)UART1_FLAG) != (uint8_t)0x00) + { + /* UART1_FLAG is set*/ + status = SET; + } + else + { + /* UART1_FLAG is reset*/ + status = RESET; + } + } + else + { + if ((UART1->SR & (uint8_t)UART1_FLAG) != (uint8_t)0x00) + { + /* UART1_FLAG is set*/ + status = SET; + } + else + { + /* UART1_FLAG is reset*/ + status = RESET; + } + } + /* Return the UART1_FLAG status*/ + return status; +} + +/** + * @brief Clears the UART1 flags. + * @param UART1_FLAG specifies the flag to clear + * This parameter can be any combination of the following values: + * - UART1_FLAG_LBDF: LIN Break detection flag. + * - UART1_FLAG_RXNE: Receive data register not empty flag. + * @note + * - PE (Parity error), FE (Framing error), NE (Noise error), + * OR (OverRun error) and IDLE (Idle line detected) flags are + * cleared by software sequence: a read operation to UART1_SR register + * (UART1_GetFlagStatus())followed by a read operation to UART1_DR + * register(UART1_ReceiveData8() or UART1_ReceiveData9()). + * + * - RXNE flag can be also cleared by a read to the UART1_DR register + * (UART1_ReceiveData8()or UART1_ReceiveData9()). + * + * - TC flag can be also cleared by software sequence: a read operation + * to UART1_SR register (UART1_GetFlagStatus()) followed by a write + * operation to UART1_DR register (UART1_SendData8() or UART1_SendData9()). + * + * - TXE flag is cleared only by a write to the UART1_DR register + * (UART1_SendData8() or UART1_SendData9()). + * + * - SBK flag is cleared during the stop bit of break. + * @retval None + */ +void UART1_ClearFlag(UART1_Flag_TypeDef UART1_FLAG) +{ + assert_param(IS_UART1_CLEAR_FLAG_OK(UART1_FLAG)); + + /* Clear the Receive Register Not Empty flag */ + if (UART1_FLAG == UART1_FLAG_RXNE) + { + UART1->SR = (uint8_t)~(UART1_SR_RXNE); + } + /* Clear the LIN Break Detection flag */ + else + { + UART1->CR4 &= (uint8_t)~(UART1_CR4_LBDF); + } +} + +/** + * @brief Checks whether the specified UART1 interrupt has occurred or not. + * @param UART1_IT: Specifies the UART1 interrupt pending bit to check. + * This parameter can be one of the following values: + * - UART1_IT_LBDF: LIN Break detection interrupt + * - UART1_IT_TXE: Transmit Data Register empty interrupt + * - UART1_IT_TC: Transmission complete interrupt + * - UART1_IT_RXNE: Receive Data register not empty interrupt + * - UART1_IT_IDLE: Idle line detection interrupt + * - UART1_IT_OR: OverRun Error interrupt + * - UART1_IT_PE: Parity Error interrupt + * @retval The new state of UART1_IT (SET or RESET). + */ +ITStatus UART1_GetITStatus(UART1_IT_TypeDef UART1_IT) +{ + ITStatus pendingbitstatus = RESET; + uint8_t itpos = 0; + uint8_t itmask1 = 0; + uint8_t itmask2 = 0; + uint8_t enablestatus = 0; + + /* Check parameters */ + assert_param(IS_UART1_GET_IT_OK(UART1_IT)); + + /* Get the UART1 IT index */ + itpos = (uint8_t)((uint8_t)1 << (uint8_t)((uint8_t)UART1_IT & (uint8_t)0x0F)); + /* Get the UART1 IT index */ + itmask1 = (uint8_t)((uint8_t)UART1_IT >> (uint8_t)4); + /* Set the IT mask*/ + itmask2 = (uint8_t)((uint8_t)1 << itmask1); + + + /* Check the status of the specified UART1 pending bit*/ + if (UART1_IT == UART1_IT_PE) + { + /* Get the UART1_IT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART1->CR1 & itmask2); + /* Check the status of the specified UART1 interrupt*/ + + if (((UART1->SR & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + + else if (UART1_IT == UART1_IT_LBDF) + { + /* Get the UART1_IT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART1->CR4 & itmask2); + /* Check the status of the specified UART1 interrupt*/ + if (((UART1->CR4 & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + else + { + /* Get the UART1_IT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART1->CR2 & itmask2); + /* Check the status of the specified UART1 interrupt*/ + if (((UART1->SR & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + + /* Return the UART1_IT status*/ + return pendingbitstatus; +} + +/** + * @brief Clears the UART1 pending flags. + * @param UART1_IT specifies the pending bit to clear + * This parameter can be one of the following values: + * - UART1_IT_LBDF: LIN Break detection interrupt + * - UART1_IT_RXNE: Receive Data register not empty interrupt. + * @note + * - PE (Parity error), FE (Framing error), NE (Noise error), + * OR (OverRun error) and IDLE (Idle line detected) pending bits are + * cleared by software sequence: a read operation to UART1_SR register + * (UART1_GetITStatus()) followed by a read operation to UART1_DR register + * (UART1_ReceiveData8() or UART1_ReceiveData9()). + * + * - RXNE pending bit can be also cleared by a read to the UART1_DR register + * (UART1_ReceiveData8() or UART1_ReceiveData9()). + * + * - TC (Transmit complete) pending bit can be cleared by software + * sequence: a read operation to UART1_SR register (UART1_GetITStatus()) + * followed by a write operation to UART1_DR register (UART1_SendData8() + * or UART1_SendData9()). + * + * - TXE pending bit is cleared only by a write to the UART1_DR register + * (UART1_SendData8() or UART1_SendData9()). + * @retval None + */ +void UART1_ClearITPendingBit(UART1_IT_TypeDef UART1_IT) +{ + assert_param(IS_UART1_CLEAR_IT_OK(UART1_IT)); + + /* Clear the Receive Register Not Empty pending bit */ + if (UART1_IT == UART1_IT_RXNE) + { + UART1->SR = (uint8_t)~(UART1_SR_RXNE); + } + /* Clear the LIN Break Detection pending bit */ + else + { + UART1->CR4 &= (uint8_t)~(UART1_CR4_LBDF); + } +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_uart2.c b/LOCK_STM8_BF/lib/src/stm8s_uart2.c new file mode 100644 index 0000000..45e41b1 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_uart2.c @@ -0,0 +1,882 @@ +/** + ******************************************************************************** + * @file stm8s_uart2.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the UART2 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_uart2.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ + +/** @} + * @addtogroup UART2_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the UART peripheral. + * @param None + * @retval None + */ + +void UART2_DeInit(void) +{ + /* Clear the Idle Line Detected bit in the status register by a read + to the UART2_SR register followed by a Read to the UART2_DR register */ + (void) UART2->SR; + (void)UART2->DR; + + UART2->BRR2 = UART2_BRR2_RESET_VALUE; /* Set UART2_BRR2 to reset value 0x00 */ + UART2->BRR1 = UART2_BRR1_RESET_VALUE; /* Set UART2_BRR1 to reset value 0x00 */ + + UART2->CR1 = UART2_CR1_RESET_VALUE; /* Set UART2_CR1 to reset value 0x00 */ + UART2->CR2 = UART2_CR2_RESET_VALUE; /* Set UART2_CR2 to reset value 0x00 */ + UART2->CR3 = UART2_CR3_RESET_VALUE; /* Set UART2_CR3 to reset value 0x00 */ + UART2->CR4 = UART2_CR4_RESET_VALUE; /* Set UART2_CR4 to reset value 0x00 */ + UART2->CR5 = UART2_CR5_RESET_VALUE; /* Set UART2_CR5 to reset value 0x00 */ + UART2->CR6 = UART2_CR6_RESET_VALUE; /* Set UART2_CR6 to reset value 0x00 */ +} + +/** + * @brief Initializes the UART2 according to the specified parameters. + * @param BaudRate: The baudrate. + * @param WordLength : This parameter can be any of the + * @ref UART2_WordLength_TypeDef enumeration. + * @param StopBits: This parameter can be any of the + * @ref UART2_StopBits_TypeDef enumeration. + * @param Parity: This parameter can be any of the + * @ref UART2_Parity_TypeDef enumeration. + * @param SyncMode: This parameter can be any of the + * @ref UART2_SyncMode_TypeDef values. + * @param Mode: This parameter can be any of the @ref UART2_Mode_TypeDef values + * @retval None + */ +void UART2_Init(uint32_t BaudRate, UART2_WordLength_TypeDef WordLength, UART2_StopBits_TypeDef StopBits, UART2_Parity_TypeDef Parity, UART2_SyncMode_TypeDef SyncMode, UART2_Mode_TypeDef Mode) +{ + uint8_t BRR2_1 = 0, BRR2_2 = 0; + uint32_t BaudRate_Mantissa = 0, BaudRate_Mantissa100 = 0; + + /* Check the parameters */ + assert_param(IS_UART2_BAUDRATE_OK(BaudRate)); + assert_param(IS_UART2_WORDLENGTH_OK(WordLength)); + assert_param(IS_UART2_STOPBITS_OK(StopBits)); + assert_param(IS_UART2_PARITY_OK(Parity)); + assert_param(IS_UART2_MODE_OK((uint8_t)Mode)); + assert_param(IS_UART2_SYNCMODE_OK((uint8_t)SyncMode)); + + /* Clear the word length bit */ + UART2->CR1 &= (uint8_t)(~UART2_CR1_M); + /* Set the word length bit according to UART2_WordLength value */ + UART2->CR1 |= (uint8_t)WordLength; + + /* Clear the STOP bits */ + UART2->CR3 &= (uint8_t)(~UART2_CR3_STOP); + /* Set the STOP bits number according to UART2_StopBits value */ + UART2->CR3 |= (uint8_t)StopBits; + + /* Clear the Parity Control bit */ + UART2->CR1 &= (uint8_t)(~(UART2_CR1_PCEN | UART2_CR1_PS )); + /* Set the Parity Control bit to UART2_Parity value */ + UART2->CR1 |= (uint8_t)Parity; + + /* Clear the LSB mantissa of UART2DIV */ + UART2->BRR1 &= (uint8_t)(~UART2_BRR1_DIVM); + /* Clear the MSB mantissa of UART2DIV */ + UART2->BRR2 &= (uint8_t)(~UART2_BRR2_DIVM); + /* Clear the Fraction bits of UART2DIV */ + UART2->BRR2 &= (uint8_t)(~UART2_BRR2_DIVF); + + /* Set the UART2 BaudRates in BRR1 and BRR2 registers according to UART2_BaudRate value */ + BaudRate_Mantissa = ((uint32_t)CLK_GetClockFreq() / (BaudRate << 4)); + BaudRate_Mantissa100 = (((uint32_t)CLK_GetClockFreq() * 100) / (BaudRate << 4)); + + /* The fraction and MSB mantissa should be loaded in one step in the BRR2 register*/ + /* Set the fraction of UARTDIV */ + BRR2_1 = (uint8_t)((uint8_t)(((BaudRate_Mantissa100 - (BaudRate_Mantissa * 100)) + << 4) / 100) & (uint8_t)0x0F); + BRR2_2 = (uint8_t)((BaudRate_Mantissa >> 4) & (uint8_t)0xF0); + + UART2->BRR2 = (uint8_t)(BRR2_1 | BRR2_2); + /* Set the LSB mantissa of UARTDIV */ + UART2->BRR1 = (uint8_t)BaudRate_Mantissa; + + /* Disable the Transmitter and Receiver before setting the LBCL, CPOL and CPHA bits */ + UART2->CR2 &= (uint8_t)~(UART2_CR2_TEN | UART2_CR2_REN); + /* Clear the Clock Polarity, lock Phase, Last Bit Clock pulse */ + UART2->CR3 &= (uint8_t)~(UART2_CR3_CPOL | UART2_CR3_CPHA | UART2_CR3_LBCL); + /* Set the Clock Polarity, lock Phase, Last Bit Clock pulse */ + UART2->CR3 |= (uint8_t)((uint8_t)SyncMode & (uint8_t)(UART2_CR3_CPOL | \ + UART2_CR3_CPHA | UART2_CR3_LBCL)); + + if ((uint8_t)(Mode & UART2_MODE_TX_ENABLE)) + { + /* Set the Transmitter Enable bit */ + UART2->CR2 |= (uint8_t)UART2_CR2_TEN; + } + else + { + /* Clear the Transmitter Disable bit */ + UART2->CR2 &= (uint8_t)(~UART2_CR2_TEN); + } + if ((uint8_t)(Mode & UART2_MODE_RX_ENABLE)) + { + /* Set the Receiver Enable bit */ + UART2->CR2 |= (uint8_t)UART2_CR2_REN; + } + else + { + /* Clear the Receiver Disable bit */ + UART2->CR2 &= (uint8_t)(~UART2_CR2_REN); + } + /* Set the Clock Enable bit, lock Polarity, lock Phase and Last Bit Clock + pulse bits according to UART2_Mode value */ + if ((uint8_t)(SyncMode & UART2_SYNCMODE_CLOCK_DISABLE)) + { + /* Clear the Clock Enable bit */ + UART2->CR3 &= (uint8_t)(~UART2_CR3_CKEN); + } + else + { + UART2->CR3 |= (uint8_t)((uint8_t)SyncMode & UART2_CR3_CKEN); + } +} + +/** + * @brief Enable the UART2 peripheral. + * @param NewState : The new state of the UART Communication. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void UART2_Cmd(FunctionalState NewState) +{ + if (NewState != DISABLE) + { + /* UART2 Enable */ + UART2->CR1 &= (uint8_t)(~UART2_CR1_UARTD); + } + else + { + /* UART2 Disable */ + UART2->CR1 |= UART2_CR1_UARTD; + } +} + +/** + * @brief Enables or disables the specified UART2 interrupts. + * @param UART2_IT specifies the UART2 interrupt sources to be enabled or disabled. + * This parameter can be one of the following values: + * - UART2_IT_LBDF: LIN Break detection interrupt + * - UART2_IT_LHDF: LIN Break detection interrupt + * - UART2_IT_TXE: Transmit Data Register empty interrupt + * - UART2_IT_TC: Transmission complete interrupt + * - UART2_IT_RXNE_OR: Receive Data register not empty/Over run error interrupt + * - UART2_IT_IDLE: Idle line detection interrupt + * - UART2_IT_PE: Parity Error interrupt + * @param NewState new state of the specified UART2 interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART2_ITConfig(UART2_IT_TypeDef UART2_IT, FunctionalState NewState) +{ + uint8_t uartreg = 0, itpos = 0x00; + + /* Check the parameters */ + assert_param(IS_UART2_CONFIG_IT_OK(UART2_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Get the UART2 register index */ + uartreg = (uint8_t)((uint16_t)UART2_IT >> 0x08); + + /* Get the UART2 IT index */ + itpos = (uint8_t)((uint8_t)1 << (uint8_t)((uint8_t)UART2_IT & (uint8_t)0x0F)); + + if (NewState != DISABLE) + { + /* Enable the Interrupt bits according to UART2_IT mask */ + if (uartreg == 0x01) + { + UART2->CR1 |= itpos; + } + else if (uartreg == 0x02) + { + UART2->CR2 |= itpos; + } + else if (uartreg == 0x03) + { + UART2->CR4 |= itpos; + } + else + { + UART2->CR6 |= itpos; + } + } + else + { + /* Disable the interrupt bits according to UART2_IT mask */ + if (uartreg == 0x01) + { + UART2->CR1 &= (uint8_t)(~itpos); + } + else if (uartreg == 0x02) + { + UART2->CR2 &= (uint8_t)(~itpos); + } + else if (uartreg == 0x03) + { + UART2->CR4 &= (uint8_t)(~itpos); + } + else + { + UART2->CR6 &= (uint8_t)(~itpos); + } + } +} + +/** + * @brief Configures the UART2’s IrDA interface. + * @param UART2_IrDAMode specifies the IrDA mode. + * This parameter can be any of the @ref UART2_IrDAMode_TypeDef values. + * @retval None + */ +void UART2_IrDAConfig(UART2_IrDAMode_TypeDef UART2_IrDAMode) +{ + assert_param(IS_UART2_IRDAMODE_OK(UART2_IrDAMode)); + + if (UART2_IrDAMode != UART2_IRDAMODE_NORMAL) + { + UART2->CR5 |= UART2_CR5_IRLP; + } + else + { + UART2->CR5 &= ((uint8_t)~UART2_CR5_IRLP); + } +} + +/** + * @brief Enables or disables the UART2’s IrDA interface. + * @param NewState new state of the IrDA mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART2_IrDACmd(FunctionalState NewState) +{ + /* Check parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the IrDA mode by setting the IREN bit in the CR3 register */ + UART2->CR5 |= UART2_CR5_IREN; + } + else + { + /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */ + UART2->CR5 &= ((uint8_t)~UART2_CR5_IREN); + } +} + +/** + * @brief Sets the UART2 LIN Break detection length. + * @param UART2_LINBreakDetectionLength specifies the LIN break detection length. + * This parameter can be any of the + * @ref UART2_LINBreakDetectionLength_TypeDef values. + * @retval None + */ +void UART2_LINBreakDetectionConfig(UART2_LINBreakDetectionLength_TypeDef UART2_LINBreakDetectionLength) +{ + /* Check parameters */ + assert_param(IS_UART2_LINBREAKDETECTIONLENGTH_OK(UART2_LINBreakDetectionLength)); + + if (UART2_LINBreakDetectionLength != UART2_LINBREAKDETECTIONLENGTH_10BITS) + { + UART2->CR4 |= UART2_CR4_LBDL; + } + else + { + UART2->CR4 &= ((uint8_t)~UART2_CR4_LBDL); + } +} + +/** + * @brief Configure the UART2 peripheral. + * @param UART2_Mode specifies the LIN mode. + * This parameter can be any of the @ref UART2_LinMode_TypeDef values. + * @param UART2_Autosync specifies the LIN automatic resynchronization mode. + * This parameter can be any of the @ref UART2_LinAutosync_TypeDef values. + * @param UART2_DivUp specifies the LIN divider update method. + * This parameter can be any of the @ref UART2_LinDivUp_TypeDef values. + * @retval None + */ +void UART2_LINConfig(UART2_LinMode_TypeDef UART2_Mode, + UART2_LinAutosync_TypeDef UART2_Autosync, + UART2_LinDivUp_TypeDef UART2_DivUp) +{ + /* Check parameters */ + assert_param(IS_UART2_SLAVE_OK(UART2_Mode)); + assert_param(IS_UART2_AUTOSYNC_OK(UART2_Autosync)); + assert_param(IS_UART2_DIVUP_OK(UART2_DivUp)); + + if (UART2_Mode != UART2_LIN_MODE_MASTER) + { + UART2->CR6 |= UART2_CR6_LSLV; + } + else + { + UART2->CR6 &= ((uint8_t)~UART2_CR6_LSLV); + } + + if (UART2_Autosync != UART2_LIN_AUTOSYNC_DISABLE) + { + UART2->CR6 |= UART2_CR6_LASE ; + } + else + { + UART2->CR6 &= ((uint8_t)~ UART2_CR6_LASE ); + } + + if (UART2_DivUp != UART2_LIN_DIVUP_LBRR1) + { + UART2->CR6 |= UART2_CR6_LDUM; + } + else + { + UART2->CR6 &= ((uint8_t)~ UART2_CR6_LDUM); + } +} + +/** + * @brief Enables or disables the UART2 LIN mode. + * @param NewState is new state of the UART2 LIN mode. + * This parameter can be ENABLE or DISABLE + * @retval None + */ +void UART2_LINCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the LIN mode by setting the LINE bit in the CR2 register */ + UART2->CR3 |= UART2_CR3_LINEN; + } + else + { + /* Disable the LIN mode by clearing the LINE bit in the CR2 register */ + UART2->CR3 &= ((uint8_t)~UART2_CR3_LINEN); + } +} + +/** + * @brief Enables or disables the UART2 Smart Card mode. + * @param NewState: new state of the Smart Card mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART2_SmartCardCmd(FunctionalState NewState) +{ + /* Check parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the SC mode by setting the SCEN bit in the CR5 register */ + UART2->CR5 |= UART2_CR5_SCEN; + } + else + { + /* Disable the SC mode by clearing the SCEN bit in the CR5 register */ + UART2->CR5 &= ((uint8_t)(~UART2_CR5_SCEN)); + } +} + +/** + * @brief Enables or disables NACK transmission. + * @param NewState: new state of the Smart Card mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART2_SmartCardNACKCmd(FunctionalState NewState) +{ + /* Check parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the NACK transmission by setting the NACK bit in the CR5 register */ + UART2->CR5 |= UART2_CR5_NACK; + } + else + { + /* Disable the NACK transmission by clearing the NACK bit in the CR5 register */ + UART2->CR5 &= ((uint8_t)~(UART2_CR5_NACK)); + } +} + +/** + * @brief Selects the UART2 WakeUp method. + * @param UART2_WakeUp: specifies the UART2 wakeup method. + * This parameter can be any of the @ref UART2_WakeUp_TypeDef values. + * @retval None + */ +void UART2_WakeUpConfig(UART2_WakeUp_TypeDef UART2_WakeUp) +{ + assert_param(IS_UART2_WAKEUP_OK(UART2_WakeUp)); + + UART2->CR1 &= ((uint8_t)~UART2_CR1_WAKE); + UART2->CR1 |= (uint8_t)UART2_WakeUp; +} + +/** + * @brief Determines if the UART2 is in mute mode or not. + * @param NewState: new state of the UART2 mode. + * This parameter can be ENABLE or DISABLE + * @retval None + */ +void UART2_ReceiverWakeUpCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the mute mode UART2 by setting the RWU bit in the CR2 register */ + UART2->CR2 |= UART2_CR2_RWU; + } + else + { + /* Disable the mute mode UART2 by clearing the RWU bit in the CR1 register */ + UART2->CR2 &= ((uint8_t)~UART2_CR2_RWU); + } +} + +/** + * @brief Returns the most recent received data by the UART2 peripheral. + * @param None + * @retval Received Data + */ +uint8_t UART2_ReceiveData8(void) +{ + return ((uint8_t)UART2->DR); +} + +/** + * @brief Returns the most recent received data by the UART2 peripheral. + * @param None + * @retval Received Data + */ +uint16_t UART2_ReceiveData9(void) +{ + uint16_t temp = 0; + + temp = ((uint16_t)(((uint16_t)((uint16_t)UART2->CR1 & (uint16_t)UART2_CR1_R8)) << 1)); + + return (uint16_t)((((uint16_t)UART2->DR) | temp) & ((uint16_t)0x01FF)); +} + +/** + * @brief Transmits 8 bit data through the UART2 peripheral. + * @param Data: the data to transmit. + * @retval None + */ +void UART2_SendData8(uint8_t Data) +{ + /* Transmit Data */ + UART2->DR = Data; +} + +/** + * @brief Transmits 9 bit data through the UART2 peripheral. + * @param Data: the data to transmit. + * @retval None + */ +void UART2_SendData9(uint16_t Data) +{ + /* Clear the transmit data bit 8 */ + UART2->CR1 &= ((uint8_t)~UART2_CR1_T8); + + /* Write the transmit data bit [8] */ + UART2->CR1 |= (uint8_t)(((uint8_t)(Data >> 2)) & UART2_CR1_T8); + + /* Write the transmit data bit [0:7] */ + UART2->DR = (uint8_t)(Data); +} + +/** + * @brief Transmits break characters. + * @param None + * @retval None + */ +void UART2_SendBreak(void) +{ + UART2->CR2 |= UART2_CR2_SBK; +} + +/** + * @brief Sets the address of the UART2 node. + * @param UART2_Address: Indicates the address of the UART2 node. + * @retval None + */ +void UART2_SetAddress(uint8_t UART2_Address) +{ + /*assert_param for x UART2_Address*/ + assert_param(IS_UART2_ADDRESS_OK(UART2_Address)); + + /* Clear the UART2 address */ + UART2->CR4 &= ((uint8_t)~UART2_CR4_ADD); + /* Set the UART2 address node */ + UART2->CR4 |= UART2_Address; +} + +/** + * @brief Sets the specified UART2 guard time. + * @note SmartCard Mode should be Enabled + * @param UART2_GuardTime: specifies the guard time. + * @retval None + */ +void UART2_SetGuardTime(uint8_t UART2_GuardTime) +{ + /* Set the UART2 guard time */ + UART2->GTR = UART2_GuardTime; +} + +/** + * @brief Sets the system clock prescaler. + * @note IrDA Low Power mode or smartcard mode should be enabled + * @note This function is related to SmartCard and IrDa mode. + * @param UART2_Prescaler: specifies the prescaler clock. + * This parameter can be one of the following values: + * @par IrDA Low Power Mode + * The clock source is divided by the value given in the register (8 bits) + * - 0000 0000 Reserved + * - 0000 0001 divides the clock source by 1 + * - 0000 0010 divides the clock source by 2 + * - ... + * @par Smart Card Mode + * The clock source is divided by the value given in the register + * (5 significant bits) multiped by 2 + * - 0 0000 Reserved + * - 0 0001 divides the clock source by 2 + * - 0 0010 divides the clock source by 4 + * - 0 0011 divides the clock source by 6 + * - ... + * @retval None + */ +void UART2_SetPrescaler(uint8_t UART2_Prescaler) +{ + /* Load the UART2 prescaler value*/ + UART2->PSCR = UART2_Prescaler; +} + +/** + * @brief Checks whether the specified UART2 flag is set or not. + * @param UART2_FLAG specifies the flag to check. + * This parameter can be any of the @ref UART2_Flag_TypeDef enumeration. + * @retval FlagStatus (SET or RESET) + */ +FlagStatus UART2_GetFlagStatus(UART2_Flag_TypeDef UART2_FLAG) +{ + FlagStatus status = RESET; + + /* Check parameters */ + assert_param(IS_UART2_FLAG_OK(UART2_FLAG)); + + /* Check the status of the specified UART2 flag*/ + if (UART2_FLAG == UART2_FLAG_LBDF) + { + if ((UART2->CR4 & (uint8_t)UART2_FLAG) != (uint8_t)0x00) + { + /* UART2_FLAG is set*/ + status = SET; + } + else + { + /* UART2_FLAG is reset*/ + status = RESET; + } + } + else if (UART2_FLAG == UART2_FLAG_SBK) + { + if ((UART2->CR2 & (uint8_t)UART2_FLAG) != (uint8_t)0x00) + { + /* UART2_FLAG is set*/ + status = SET; + } + else + { + /* UART2_FLAG is reset*/ + status = RESET; + } + } + else if ((UART2_FLAG == UART2_FLAG_LHDF) || (UART2_FLAG == UART2_FLAG_LSF)) + { + if ((UART2->CR6 & (uint8_t)UART2_FLAG) != (uint8_t)0x00) + { + /* UART2_FLAG is set*/ + status = SET; + } + else + { + /* UART2_FLAG is reset*/ + status = RESET; + } + } + else + { + if ((UART2->SR & (uint8_t)UART2_FLAG) != (uint8_t)0x00) + { + /* UART2_FLAG is set*/ + status = SET; + } + else + { + /* UART2_FLAG is reset*/ + status = RESET; + } + } + + /* Return the UART2_FLAG status*/ + return status; +} + +/** + * @brief Clears the UART2 flags. + * @param UART2_FLAG specifies the flag to clear + * This parameter can be any combination of the following values: + * - UART2_FLAG_LBDF: LIN Break detection flag. + * - UART2_FLAG_LHDF: LIN Header detection flag. + * - UART2_FLAG_LSF: LIN synchrone field flag. + * - UART2_FLAG_RXNE: Receive data register not empty flag. + * @note: + * - PE (Parity error), FE (Framing error), NE (Noise error), + * OR (OverRun error) and IDLE (Idle line detected) flags are cleared + * by software sequence: a read operation to UART2_SR register + * (UART2_GetFlagStatus())followed by a read operation to UART2_DR + * register(UART2_ReceiveData8() or UART2_ReceiveData9()). + * + * - RXNE flag can be also cleared by a read to the UART2_DR register + * (UART2_ReceiveData8()or UART2_ReceiveData9()). + * + * - TC flag can be also cleared by software sequence: a read operation + * to UART2_SR register (UART2_GetFlagStatus()) followed by a write + * operation to UART2_DR register (UART2_SendData8() or UART2_SendData9()). + * + * - TXE flag is cleared only by a write to the UART2_DR register + * (UART2_SendData8() or UART2_SendData9()). + * + * - SBK flag is cleared during the stop bit of break. + * @retval None + */ +void UART2_ClearFlag(UART2_Flag_TypeDef UART2_FLAG) +{ + assert_param(IS_UART2_CLEAR_FLAG_OK(UART2_FLAG)); + + /* Clear the Receive Register Not Empty flag */ + if (UART2_FLAG == UART2_FLAG_RXNE) + { + UART2->SR = (uint8_t)~(UART2_SR_RXNE); + } + /* Clear the LIN Break Detection flag */ + else if (UART2_FLAG == UART2_FLAG_LBDF) + { + UART2->CR4 &= (uint8_t)(~UART2_CR4_LBDF); + } + /* Clear the LIN Header Detection Flag */ + else if (UART2_FLAG == UART2_FLAG_LHDF) + { + UART2->CR6 &= (uint8_t)(~UART2_CR6_LHDF); + } + /* Clear the LIN Synch Field flag */ + else + { + UART2->CR6 &= (uint8_t)(~UART2_CR6_LSF); + } +} + +/** + * @brief Checks whether the specified UART2 interrupt has occurred or not. + * @param UART2_IT: Specifies the UART2 interrupt pending bit to check. + * This parameter can be one of the following values: + * - UART2_IT_LBDF: LIN Break detection interrupt + * - UART2_IT_TXE: Transmit Data Register empty interrupt + * - UART2_IT_TC: Transmission complete interrupt + * - UART2_IT_RXNE: Receive Data register not empty interrupt + * - UART2_IT_IDLE: Idle line detection interrupt + * - UART2_IT_OR: OverRun Error interrupt + * - UART2_IT_PE: Parity Error interrupt + * @retval The state of UART2_IT (SET or RESET). + */ +ITStatus UART2_GetITStatus(UART2_IT_TypeDef UART2_IT) +{ + ITStatus pendingbitstatus = RESET; + uint8_t itpos = 0; + uint8_t itmask1 = 0; + uint8_t itmask2 = 0; + uint8_t enablestatus = 0; + + /* Check parameters */ + assert_param(IS_UART2_GET_IT_OK(UART2_IT)); + + /* Get the UART2 IT index*/ + itpos = (uint8_t)((uint8_t)1 << (uint8_t)((uint8_t)UART2_IT & (uint8_t)0x0F)); + /* Get the UART2 IT index*/ + itmask1 = (uint8_t)((uint8_t)UART2_IT >> (uint8_t)4); + /* Set the IT mask*/ + itmask2 = (uint8_t)((uint8_t)1 << itmask1); + + /* Check the status of the specified UART2 pending bit*/ + if (UART2_IT == UART2_IT_PE) + { + /* Get the UART2_ITPENDINGBIT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART2->CR1 & itmask2); + /* Check the status of the specified UART2 interrupt*/ + + if (((UART2->SR & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + else if (UART2_IT == UART2_IT_LBDF) + { + /* Get the UART2_IT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART2->CR4 & itmask2); + /* Check the status of the specified UART2 interrupt*/ + if (((UART2->CR4 & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + else if (UART2_IT == UART2_IT_LHDF) + { + /* Get the UART2_IT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART2->CR6 & itmask2); + /* Check the status of the specified UART2 interrupt*/ + if (((UART2->CR6 & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + else + { + /* Get the UART2_IT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART2->CR2 & itmask2); + /* Check the status of the specified UART2 interrupt*/ + if (((UART2->SR & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + /* Return the UART2_IT status*/ + return pendingbitstatus; +} + +/** + * @brief Clears the UART2 pending flags. + * @param UART2_IT specifies the pending bit to clear + * This parameter can be one of the following values: + * - UART2_IT_LBDF: LIN Break detection interrupt + * - UART2_IT_LHDF: LIN Header detection interrupt + * - UART2_IT_RXNE: Receive Data register not empty interrupt. + * @note + * - PE (Parity error), FE (Framing error), NE (Noise error), + * OR (OverRun error) and IDLE (Idle line detected) pending bits are + * cleared by software sequence: a read operation to UART2_SR register + * (UART2_GetITStatus()) followed by a read operation to UART2_DR register + * (UART2_ReceiveData8() or UART2_ReceiveData9()). + * + * - RXNE pending bit can be also cleared by a read to the UART2_DR + * register (UART2_ReceiveData8() or UART2_ReceiveData9()). + * + * - TC (Transmit complete) pending bit can be cleared by software + * sequence: a read operation to UART2_SR register + * (UART2_GetITStatus()) followed by a write operation to UART2_DR + * register (UART2_SendData8()or UART2_SendData9()). + * + * - TXE pending bit is cleared only by a write to the UART2_DR register + * (UART2_SendData8() or UART2_SendData9()). + * @retval None + */ +void UART2_ClearITPendingBit(UART2_IT_TypeDef UART2_IT) +{ + assert_param(IS_UART2_CLEAR_IT_OK(UART2_IT)); + + /* Clear the Receive Register Not Empty pending bit */ + if (UART2_IT == UART2_IT_RXNE) + { + UART2->SR = (uint8_t)~(UART2_SR_RXNE); + } + /* Clear the LIN Break Detection pending bit */ + else if (UART2_IT == UART2_IT_LBDF) + { + UART2->CR4 &= (uint8_t)~(UART2_CR4_LBDF); + } + /* Clear the LIN Header Detection pending bit */ + else + { + UART2->CR6 &= (uint8_t)(~UART2_CR6_LHDF); + } +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_uart3.c b/LOCK_STM8_BF/lib/src/stm8s_uart3.c new file mode 100644 index 0000000..0488a0c --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_uart3.c @@ -0,0 +1,737 @@ +/** + ******************************************************************************** + * @file stm8s_uart3.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the uart3 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_uart3.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ + +/* Private functions ---------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ + +/** @} + * @addtogroup UART3_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the UART peripheral. + * @param None + * @retval None + */ + +void UART3_DeInit(void) +{ + /* Clear the Idle Line Detected bit in the status rerister by a read + to the UART3_SR register followed by a Read to the UART3_DR register */ + (void) UART3->SR; + (void) UART3->DR; + + UART3->BRR2 = UART3_BRR2_RESET_VALUE; /*Set UART3_BRR2 to reset value 0x00 */ + UART3->BRR1 = UART3_BRR1_RESET_VALUE; /*Set UART3_BRR1 to reset value 0x00 */ + + UART3->CR1 = UART3_CR1_RESET_VALUE; /*Set UART3_CR1 to reset value 0x00 */ + UART3->CR2 = UART3_CR2_RESET_VALUE; /*Set UART3_CR2 to reset value 0x00 */ + UART3->CR3 = UART3_CR3_RESET_VALUE; /*Set UART3_CR3 to reset value 0x00 */ + UART3->CR4 = UART3_CR4_RESET_VALUE; /*Set UART3_CR4 to reset value 0x00 */ + UART3->CR6 = UART3_CR6_RESET_VALUE; /*Set UART3_CR6 to reset value 0x00 */ +} + +/** + * @brief Initializes the UART3 according to the specified parameters. + * @param BaudRate: The baudrate. + * @param WordLength : This parameter can be any of + * the @ref UART3_WordLength_TypeDef enumeration. + * @param StopBits: This parameter can be any of the + * @ref UART3_StopBits_TypeDef enumeration. + * @param Parity: This parameter can be any of the + * @ref UART3_Parity_TypeDef enumeration. + * @param Mode: This parameter can be any of the @ref UART3_Mode_TypeDef values + * @retval None + */ +void UART3_Init(uint32_t BaudRate, UART3_WordLength_TypeDef WordLength, + UART3_StopBits_TypeDef StopBits, UART3_Parity_TypeDef Parity, + UART3_Mode_TypeDef Mode) +{ + uint8_t BRR2_1 = 0, BRR2_2 = 0; + uint32_t BaudRate_Mantissa = 0, BaudRate_Mantissa100 = 0; + + /* Check the parameters */ + assert_param(IS_UART3_WORDLENGTH_OK(WordLength)); + assert_param(IS_UART3_STOPBITS_OK(StopBits)); + assert_param(IS_UART3_PARITY_OK(Parity)); + assert_param(IS_UART3_BAUDRATE_OK(BaudRate)); + assert_param(IS_UART3_MODE_OK((uint8_t)Mode)); + + /* Clear the word length bit */ + UART3->CR1 &= (uint8_t)(~UART3_CR1_M); + /* Set the word length bit according to UART3_WordLength value */ + UART3->CR1 |= (uint8_t)WordLength; + + /* Clear the STOP bits */ + UART3->CR3 &= (uint8_t)(~UART3_CR3_STOP); + /* Set the STOP bits number according to UART3_StopBits value */ + UART3->CR3 |= (uint8_t)StopBits; + + /* Clear the Parity Control bit */ + UART3->CR1 &= (uint8_t)(~(UART3_CR1_PCEN | UART3_CR1_PS)); + /* Set the Parity Control bit to UART3_Parity value */ + UART3->CR1 |= (uint8_t)Parity; + + /* Clear the LSB mantissa of UART3DIV */ + UART3->BRR1 &= (uint8_t)(~UART3_BRR1_DIVM); + /* Clear the MSB mantissa of UART3DIV */ + UART3->BRR2 &= (uint8_t)(~UART3_BRR2_DIVM); + /* Clear the Fraction bits of UART3DIV */ + UART3->BRR2 &= (uint8_t)(~UART3_BRR2_DIVF); + + /* Set the UART3 BaudRates in BRR1 and BRR2 registers according to UART3_BaudRate value */ + BaudRate_Mantissa = ((uint32_t)CLK_GetClockFreq() / (BaudRate << 4)); + BaudRate_Mantissa100 = (((uint32_t)CLK_GetClockFreq() * 100) / (BaudRate << 4)); + /* The fraction and MSB mantissa should be loaded in one step in the BRR2 register */ + /* Set the fraction of UART3DIV */ + BRR2_1 = (uint8_t)((uint8_t)(((BaudRate_Mantissa100 - (BaudRate_Mantissa * 100)) + << 4) / 100) & (uint8_t)0x0F); + BRR2_2 = (uint8_t)((BaudRate_Mantissa >> 4) & (uint8_t)0xF0); + + UART3->BRR2 = (uint8_t)(BRR2_1 | BRR2_2); + /* Set the LSB mantissa of UART3DIV */ + UART3->BRR1 = (uint8_t)BaudRate_Mantissa; + + if ((uint8_t)(Mode & UART3_MODE_TX_ENABLE)) + { + /* Set the Transmitter Enable bit */ + UART3->CR2 |= UART3_CR2_TEN; + } + else + { + /* Clear the Transmitter Disable bit */ + UART3->CR2 &= (uint8_t)(~UART3_CR2_TEN); + } + if ((uint8_t)(Mode & UART3_MODE_RX_ENABLE)) + { + /* Set the Receiver Enable bit */ + UART3->CR2 |= UART3_CR2_REN; + } + else + { + /* Clear the Receiver Disable bit */ + UART3->CR2 &= (uint8_t)(~UART3_CR2_REN); + } +} + +/** + * @brief Enable the UART1 peripheral. + * @param NewState : The new state of the UART Communication. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void UART3_Cmd(FunctionalState NewState) +{ + if (NewState != DISABLE) + { + /* UART3 Enable */ + UART3->CR1 &= (uint8_t)(~UART3_CR1_UARTD); + } + else + { + /* UART3 Disable */ + UART3->CR1 |= UART3_CR1_UARTD; + } +} + +/** + * @brief Enables or disables the specified UART3 interrupts. + * @param UART3_IT specifies the UART3 interrupt sources to be enabled or disabled. + * This parameter can be one of the following values: + * - UART3_IT_LBDF: LIN Break detection interrupt + * - UART3_IT_LHDF: LIN Break detection interrupt + * - UART3_IT_TXE: Transmit Data Register empty interrupt + * - UART3_IT_TC: Transmission complete interrupt + * - UART3_IT_RXNE_OR: Receive Data register not empty/Over run error interrupt + * - UART3_IT_IDLE: Idle line detection interrupt + * - UART3_IT_PE: Parity Error interrupt + * @param NewState new state of the specified UART3 interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART3_ITConfig(UART3_IT_TypeDef UART3_IT, FunctionalState NewState) +{ + uint8_t uartreg = 0, itpos = 0x00; + + /* Check the parameters */ + assert_param(IS_UART3_CONFIG_IT_OK(UART3_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Get the UART3 register index */ + uartreg = (uint8_t)((uint16_t)UART3_IT >> 0x08); + + /* Get the UART3 IT index */ + itpos = (uint8_t)((uint8_t)1 << (uint8_t)((uint8_t)UART3_IT & (uint8_t)0x0F)); + + if (NewState != DISABLE) + { + /* Enable the Interrupt bits according to UART3_IT mask */ + if (uartreg == 0x01) + { + UART3->CR1 |= itpos; + } + else if (uartreg == 0x02) + { + UART3->CR2 |= itpos; + } + else if (uartreg == 0x03) + { + UART3->CR4 |= itpos; + } + else + { + UART3->CR6 |= itpos; + } + } + else + { + /* Disable the interrupt bits according to UART3_IT mask */ + if (uartreg == 0x01) + { + UART3->CR1 &= (uint8_t)(~itpos); + } + else if (uartreg == 0x02) + { + UART3->CR2 &= (uint8_t)(~itpos); + } + else if (uartreg == 0x03) + { + UART3->CR4 &= (uint8_t)(~itpos); + } + else + { + UART3->CR6 &= (uint8_t)(~itpos); + } + } +} + +/** + * @brief Sets the UART3 LIN Break detection length. + * @param UART3_LINBreakDetectionLength specifies the LIN break detection length. + * This parameter can be any of the + * @ref UART3_LINBreakDetectionLength_TypeDef values. + * @retval None + */ +void UART3_LINBreakDetectionConfig(UART3_LINBreakDetectionLength_TypeDef UART3_LINBreakDetectionLength) +{ + /* Check the parameters */ + assert_param(IS_UART3_LINBREAKDETECTIONLENGTH_OK(UART3_LINBreakDetectionLength)); + + if (UART3_LINBreakDetectionLength != UART3_LINBREAKDETECTIONLENGTH_10BITS) + { + UART3->CR4 |= UART3_CR4_LBDL; + } + else + { + UART3->CR4 &= ((uint8_t)~UART3_CR4_LBDL); + } +} + +/** + * @brief Configure the UART3 peripheral. + * @param UART3_Mode specifies the LIN mode. + * This parameter can be any of the @ref UART3_LinMode_TypeDef values. + * @param UART3_Autosync specifies the LIN automatic resynchronization mode. + * This parameter can be any of the @ref UART3_LinAutosync_TypeDef values. + * @param UART3_DivUp specifies the LIN divider update method. + * This parameter can be any of the @ref UART3_LinDivUp_TypeDef values. + * @retval None + */ +void UART3_LINConfig(UART3_LinMode_TypeDef UART3_Mode, + UART3_LinAutosync_TypeDef UART3_Autosync, + UART3_LinDivUp_TypeDef UART3_DivUp) +{ + /* Check the parameters */ + assert_param(IS_UART3_SLAVE_OK(UART3_Mode)); + assert_param(IS_UART3_AUTOSYNC_OK(UART3_Autosync)); + assert_param(IS_UART3_DIVUP_OK(UART3_DivUp)); + + if (UART3_Mode != UART3_LIN_MODE_MASTER) + { + UART3->CR6 |= UART3_CR6_LSLV; + } + else + { + UART3->CR6 &= ((uint8_t)~UART3_CR6_LSLV); + } + + if (UART3_Autosync != UART3_LIN_AUTOSYNC_DISABLE) + { + UART3->CR6 |= UART3_CR6_LASE ; + } + else + { + UART3->CR6 &= ((uint8_t)~ UART3_CR6_LASE ); + } + + if (UART3_DivUp != UART3_LIN_DIVUP_LBRR1) + { + UART3->CR6 |= UART3_CR6_LDUM; + } + else + { + UART3->CR6 &= ((uint8_t)~ UART3_CR6_LDUM); + } +} + +/** + * @brief Enables or disables the UART3 LIN mode. + * @param NewState is new state of the UART3 LIN mode. + * This parameter can be ENABLE or DISABLE + * @retval None + */ +void UART3_LINCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the LIN mode by setting the LINE bit in the CR2 register */ + UART3->CR3 |= UART3_CR3_LINEN; + } + else + { + /* Disable the LIN mode by clearing the LINE bit in the CR2 register */ + UART3->CR3 &= ((uint8_t)~UART3_CR3_LINEN); + } +} + +/** + * @brief Selects the UART3 WakeUp method. + * @param UART3_WakeUp: specifies the UART3 wakeup method. + * This parameter can be any of the @ref UART3_WakeUp_TypeDef values. + * @retval None + */ +void UART3_WakeUpConfig(UART3_WakeUp_TypeDef UART3_WakeUp) +{ + /* Check the parameters */ + assert_param(IS_UART3_WAKEUP_OK(UART3_WakeUp)); + + UART3->CR1 &= ((uint8_t)~UART3_CR1_WAKE); + UART3->CR1 |= (uint8_t)UART3_WakeUp; +} + +/** + * @brief Determines if the UART3 is in mute mode or not. + * @param NewState: new state of the UART3 mode. + * This parameter can be ENABLE or DISABLE + * @retval None + */ +void UART3_ReceiverWakeUpCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + /* Enable the mute mode UART3 by setting the RWU bit in the CR2 register */ + UART3->CR2 |= UART3_CR2_RWU; + } + else + { + /* Disable the mute mode UART3 by clearing the RWU bit in the CR1 register */ + UART3->CR2 &= ((uint8_t)~UART3_CR2_RWU); + } +} + +/** + * @brief Returns the most recent received data by the UART3 peripheral. + * @param None + * @retval Received Data + */ +uint8_t UART3_ReceiveData8(void) +{ + return ((uint8_t)UART3->DR); +} + +/** + * @brief Returns the most recent received data by the UART3 peripheral. + * @param None + * @retval Received Data + */ +uint16_t UART3_ReceiveData9(void) +{ + uint16_t temp = 0; + + temp = (uint16_t)(((uint16_t)((uint16_t)UART3->CR1 & (uint16_t)UART3_CR1_R8)) << 1); + return (uint16_t)((((uint16_t)UART3->DR) | temp) & ((uint16_t)0x01FF)); +} + +/** + * @brief Transmits 8 bit data through the UART3 peripheral. + * @param Data the data to transmit. + * @retval None + */ +void UART3_SendData8(uint8_t Data) +{ + /* Transmit Data */ + UART3->DR = Data; +} + +/** + * @brief Transmits 9 bit data through the UART3 peripheral. + * @param Data: the data to transmit. + * @retval None + */ +void UART3_SendData9(uint16_t Data) +{ + /* Clear the transmit data bit 8 */ + UART3->CR1 &= ((uint8_t)~UART3_CR1_T8); + + /* Write the transmit data bit [8] */ + UART3->CR1 |= (uint8_t)(((uint8_t)(Data >> 2)) & UART3_CR1_T8); + + /* Write the transmit data bit [0:7] */ + UART3->DR = (uint8_t)(Data); +} + +/** + * @brief Transmits break characters. + * @param None + * @retval None + */ +void UART3_SendBreak(void) +{ + UART3->CR2 |= UART3_CR2_SBK; +} + +/** + * @brief Sets the address of the UART3 node. + * @param UART3_Address: Indicates the address of the UART3 node. + * @retval None + */ +void UART3_SetAddress(uint8_t UART3_Address) +{ + /* Check the parameters */ + assert_param(IS_UART3_ADDRESS_OK(UART3_Address)); + + /* Clear the UART3 address */ + UART3->CR4 &= ((uint8_t)~UART3_CR4_ADD); + /* Set the UART3 address node */ + UART3->CR4 |= UART3_Address; +} + +/** + * @brief Checks whether the specified UART3 flag is set or not. + * @param UART3_FLAG specifies the flag to check. + * This parameter can be any of the @ref UART3_Flag_TypeDef enumeration. + * @retval FlagStatus (SET or RESET) + */ +FlagStatus UART3_GetFlagStatus(UART3_Flag_TypeDef UART3_FLAG) +{ + FlagStatus status = RESET; + + /* Check parameters */ + assert_param(IS_UART3_FLAG_OK(UART3_FLAG)); + + /* Check the status of the specified UART3 flag*/ + if (UART3_FLAG == UART3_FLAG_LBDF) + { + if ((UART3->CR4 & (uint8_t)UART3_FLAG) != (uint8_t)0x00) + { + /* UART3_FLAG is set*/ + status = SET; + } + else + { + /* UART3_FLAG is reset*/ + status = RESET; + } + } + else if (UART3_FLAG == UART3_FLAG_SBK) + { + if ((UART3->CR2 & (uint8_t)UART3_FLAG) != (uint8_t)0x00) + { + /* UART3_FLAG is set*/ + status = SET; + } + else + { + /* UART3_FLAG is reset*/ + status = RESET; + } + } + else if ((UART3_FLAG == UART3_FLAG_LHDF) || (UART3_FLAG == UART3_FLAG_LSF)) + { + if ((UART3->CR6 & (uint8_t)UART3_FLAG) != (uint8_t)0x00) + { + /* UART3_FLAG is set*/ + status = SET; + } + else + { + /* UART3_FLAG is reset*/ + status = RESET; + } + } + else + { + if ((UART3->SR & (uint8_t)UART3_FLAG) != (uint8_t)0x00) + { + /* UART3_FLAG is set*/ + status = SET; + } + else + { + /* UART3_FLAG is reset*/ + status = RESET; + } + } + + /* Return the UART3_FLAG status*/ + return status; +} + +/** + * @brief Clears the UART3 flags. + * @param UART3_FLAG specifies the flag to clear + * This parameter can be any combination of the following values: + * - UART3_FLAG_LBDF: LIN Break detection flag. + * - UART3_FLAG_LHDF: LIN Header detection flag. + * - UART3_FLAG_LSF: LIN synchrone field flag. + * - UART3_FLAG_RXNE: Receive data register not empty flag. + * @note + * - PE (Parity error), FE (Framing error), NF (Noise error), + * OR (OverRun error) and IDLE (Idle line detected) flags are cleared + * by software sequence: a read operation to UART3_SR register + * (UART3_GetFlagStatus())followed by a read operation to UART3_DR + * register(UART3_ReceiveData8() or UART3_ReceiveData9()). + * + * - RXNE flag can be also cleared by a read to the UART3_DR register + * (UART3_ReceiveData8()or UART3_ReceiveData9()). + * + * - TC flag can be also cleared by software sequence: a read operation + * to UART3_SR register (UART3_GetFlagStatus()) followed by a write + * operation to UART3_DR register (UART3_SendData8() or UART3_SendData9()). + * + * - TXE flag is cleared only by a write to the UART3_DR register + * (UART3_SendData8() or UART3_SendData9()). + * + * - SBK flag is cleared during the stop bit of break. + * @retval None + */ +void UART3_ClearFlag(UART3_Flag_TypeDef UART3_FLAG) +{ + /* Check the parameters */ + assert_param(IS_UART3_CLEAR_FLAG_OK(UART3_FLAG)); + + /*Clear the Receive Register Not Empty flag */ + if (UART3_FLAG == UART3_FLAG_RXNE) + { + UART3->SR = (uint8_t)~(UART3_SR_RXNE); + } + /*Clear the LIN Break Detection flag */ + else if (UART3_FLAG == UART3_FLAG_LBDF) + { + UART3->CR4 &= (uint8_t)(~UART3_CR4_LBDF); + } + /*Clear the LIN Header Detection Flag */ + else if (UART3_FLAG == UART3_FLAG_LHDF) + { + UART3->CR6 &= (uint8_t)(~UART3_CR6_LHDF); + } + /*Clear the LIN Synch Field flag */ + else + { + UART3->CR6 &= (uint8_t)(~UART3_CR6_LSF); + } +} + +/** + * @brief Checks whether the specified UART3 interrupt has occurred or not. + * @param UART3_IT: Specifies the UART3 interrupt pending bit to check. + * This parameter can be one of the following values: + * - UART3_IT_LBDF: LIN Break detection interrupt + * - UART3_IT_TXE: Transmit Data Register empty interrupt + * - UART3_IT_TC: Transmission complete interrupt + * - UART3_IT_RXNE: Receive Data register not empty interrupt + * - UART3_IT_IDLE: Idle line detection interrupt + * - UART3_IT_OR: OverRun Error interrupt + * - UART3_IT_PE: Parity Error interrupt + * @retval The state of UART3_IT (SET or RESET). + */ +ITStatus UART3_GetITStatus(UART3_IT_TypeDef UART3_IT) +{ + ITStatus pendingbitstatus = RESET; + uint8_t itpos = 0; + uint8_t itmask1 = 0; + uint8_t itmask2 = 0; + uint8_t enablestatus = 0; + + /* Check parameters */ + assert_param(IS_UART3_GET_IT_OK(UART3_IT)); + + /* Get the UART3 IT index*/ + itpos = (uint8_t)((uint8_t)1 << (uint8_t)((uint8_t)UART3_IT & (uint8_t)0x0F)); + /* Get the UART3 IT index*/ + itmask1 = (uint8_t)((uint8_t)UART3_IT >> (uint8_t)4); + /* Set the IT mask*/ + itmask2 = (uint8_t)((uint8_t)1 << itmask1); + + /* Check the status of the specified UART3 pending bit*/ + if (UART3_IT == UART3_IT_PE) + { + /* Get the UART3_ITPENDINGBIT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART3->CR1 & itmask2); + /* Check the status of the specified UART3 interrupt*/ + + if (((UART3->SR & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + else if (UART3_IT == UART3_IT_LBDF) + { + /* Get the UART3_IT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART3->CR4 & itmask2); + /* Check the status of the specified UART3 interrupt*/ + if (((UART3->CR4 & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + else if (UART3_IT == UART3_IT_LHDF) + { + /* Get the UART3_IT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART3->CR6 & itmask2); + /* Check the status of the specified UART3 interrupt*/ + if (((UART3->CR6 & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + else + { + /* Get the UART3_IT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART3->CR2 & itmask2); + /* Check the status of the specified UART3 interrupt*/ + if (((UART3->SR & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + /* Return the UART3_IT status*/ + return pendingbitstatus; +} + +/** + * @brief Clears the UART3 pending flags. + * @param UART3_IT specifies the pending bit to clear + * This parameter can be one of the following values: + * - UART3_IT_LBDF: LIN Break detection interrupt + * - UART3_IT_LHDF: LIN Header detection interrupt + * - UART3_IT_RXNE: Receive Data register not empty interrupt. + * + * @note + * - PE (Parity error), FE (Framing error), NF (Noise error), + * OR (OverRun error) and IDLE (Idle line detected) pending bits are + * cleared by software sequence: a read operation to UART3_SR register + * (UART3_GetITStatus()) followed by a read operation to UART3_DR register + * (UART3_ReceiveData8() or UART3_ReceiveData9()). + * + * - RXNE pending bit can be also cleared by a read to the UART3_DR register + * (UART3_ReceiveData8() or UART3_ReceiveData9() ). + * + * - TC (Transmit complete) pending bit can be cleared by software + * sequence: a read operation to UART3_SR register (UART3_GetITStatus()) + * followed by a write operation to UART3_DR register + * (UART3_SendData8()or UART3_SendData9()). + * + * - TXE pending bit is cleared only by a write to the UART3_DR register + * (UART3_SendData8() or UART3_SendData9()). + * @retval None + */ +void UART3_ClearITPendingBit(UART3_IT_TypeDef UART3_IT) +{ + /* Check the parameters */ + assert_param(IS_UART3_CLEAR_IT_OK(UART3_IT)); + + /*Clear the Receive Register Not Empty pending bit */ + if (UART3_IT == UART3_IT_RXNE) + { + UART3->SR = (uint8_t)~(UART3_SR_RXNE); + } + /*Clear the LIN Break Detection pending bit */ + else if (UART3_IT == UART3_IT_LBDF) + { + UART3->CR4 &= (uint8_t)~(UART3_CR4_LBDF); + } + /*Clear the LIN Header Detection pending bit */ + else + { + UART3->CR6 &= (uint8_t)(~UART3_CR6_LHDF); + } +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_uart4.c b/LOCK_STM8_BF/lib/src/stm8s_uart4.c new file mode 100644 index 0000000..8f8a9af --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_uart4.c @@ -0,0 +1,902 @@ +/** + ******************************************************************************** + * @file stm8s_uart4.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the UART4 peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_uart4.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ + +/** @} + * @addtogroup UART4_Public_Functions + * @{ + */ + +/** + * @brief Deinitializes the UART peripheral. + * @param None + * @retval None + */ + +void UART4_DeInit(void) +{ + /* Clear the Idle Line Detected bit in the status register by a read + to the UART4_SR register followed by a Read to the UART4_DR register */ + (void)UART4->SR; + (void)UART4->DR; + + UART4->BRR2 = UART4_BRR2_RESET_VALUE; /* Set UART4_BRR2 to reset value 0x00 */ + UART4->BRR1 = UART4_BRR1_RESET_VALUE; /* Set UART4_BRR1 to reset value 0x00 */ + + UART4->CR1 = UART4_CR1_RESET_VALUE; /* Set UART4_CR1 to reset value 0x00 */ + UART4->CR2 = UART4_CR2_RESET_VALUE; /* Set UART4_CR2 to reset value 0x00 */ + UART4->CR3 = UART4_CR3_RESET_VALUE; /* Set UART4_CR3 to reset value 0x00 */ + UART4->CR4 = UART4_CR4_RESET_VALUE; /* Set UART4_CR4 to reset value 0x00 */ + UART4->CR5 = UART4_CR5_RESET_VALUE; /* Set UART4_CR5 to reset value 0x00 */ + UART4->CR6 = UART4_CR6_RESET_VALUE; /* Set UART4_CR6 to reset value 0x00 */ +} + +/** + * @brief Initializes the UART4 according to the specified parameters. + * @param BaudRate: The baudrate. + * @param WordLength : This parameter can be any of the + * @ref UART4_WordLength_TypeDef enumeration. + * @param StopBits: This parameter can be any of the + * @ref UART4_StopBits_TypeDef enumeration. + * @param Parity: This parameter can be any of the + * @ref UART4_Parity_TypeDef enumeration. + * @param SyncMode: This parameter can be any of the + * @ref UART4_SyncMode_TypeDef values. + * @param Mode: This parameter can be any of the @ref UART4_Mode_TypeDef values + * @retval None + */ +void UART4_Init(uint32_t BaudRate, UART4_WordLength_TypeDef WordLength, UART4_StopBits_TypeDef StopBits, UART4_Parity_TypeDef Parity, UART4_SyncMode_TypeDef SyncMode, UART4_Mode_TypeDef Mode) +{ + uint8_t BRR2_1 = 0, BRR2_2 = 0; + uint32_t BaudRate_Mantissa = 0, BaudRate_Mantissa100 = 0; + + /* Check the parameters */ + assert_param(IS_UART4_BAUDRATE_OK(BaudRate)); + assert_param(IS_UART4_WORDLENGTH_OK(WordLength)); + assert_param(IS_UART4_STOPBITS_OK(StopBits)); + assert_param(IS_UART4_PARITY_OK(Parity)); + assert_param(IS_UART4_MODE_OK((uint8_t)Mode)); + assert_param(IS_UART4_SYNCMODE_OK((uint8_t)SyncMode)); + + /* Clear the word length bit */ + UART4->CR1 &= (uint8_t)(~UART4_CR1_M); + /* Set the word length bit according to UART4_WordLength value */ + UART4->CR1 |= (uint8_t)WordLength; + + /* Clear the STOP bits */ + UART4->CR3 &= (uint8_t)(~UART4_CR3_STOP); + /* Set the STOP bits number according to UART4_StopBits value */ + UART4->CR3 |= (uint8_t)StopBits; + + /* Clear the Parity Control bit */ + UART4->CR1 &= (uint8_t)(~(UART4_CR1_PCEN | UART4_CR1_PS )); + /* Set the Parity Control bit to UART4_Parity value */ + UART4->CR1 |= (uint8_t)Parity; + + /* Clear the LSB mantissa of UART4DIV */ + UART4->BRR1 &= (uint8_t)(~UART4_BRR1_DIVM); + /* Clear the MSB mantissa of UART4DIV */ + UART4->BRR2 &= (uint8_t)(~UART4_BRR2_DIVM); + /* Clear the Fraction bits of UART4DIV */ + UART4->BRR2 &= (uint8_t)(~UART4_BRR2_DIVF); + + /* Set the UART4 BaudRates in BRR1 and BRR2 registers according to UART4_BaudRate value */ + BaudRate_Mantissa = ((uint32_t)CLK_GetClockFreq() / (BaudRate << 4)); + BaudRate_Mantissa100 = (((uint32_t)CLK_GetClockFreq() * 100) / (BaudRate << 4)); + + /* The fraction and MSB mantissa should be loaded in one step in the BRR2 register*/ + /* Set the fraction of UARTDIV */ + BRR2_1 = (uint8_t)((uint8_t)(((BaudRate_Mantissa100 - (BaudRate_Mantissa * 100)) + << 4) / 100) & (uint8_t)0x0F); + BRR2_2 = (uint8_t)((BaudRate_Mantissa >> 4) & (uint8_t)0xF0); + + UART4->BRR2 = (uint8_t)(BRR2_1 | BRR2_2); + /* Set the LSB mantissa of UARTDIV */ + UART4->BRR1 = (uint8_t)BaudRate_Mantissa; + + /* Disable the Transmitter and Receiver before setting the LBCL, CPOL and CPHA bits */ + UART4->CR2 &= (uint8_t)~(UART4_CR2_TEN | UART4_CR2_REN); + /* Clear the Clock Polarity, lock Phase, Last Bit Clock pulse */ + UART4->CR3 &= (uint8_t)~(UART4_CR3_CPOL | UART4_CR3_CPHA | UART4_CR3_LBCL); + /* Set the Clock Polarity, lock Phase, Last Bit Clock pulse */ + UART4->CR3 |= (uint8_t)((uint8_t)SyncMode & (uint8_t)(UART4_CR3_CPOL | \ + UART4_CR3_CPHA | UART4_CR3_LBCL)); + + if((uint8_t)(Mode & UART4_MODE_TX_ENABLE)) + { + /* Set the Transmitter Enable bit */ + UART4->CR2 |= (uint8_t)UART4_CR2_TEN; + } + else + { + /* Clear the Transmitter Disable bit */ + UART4->CR2 &= (uint8_t)(~UART4_CR2_TEN); + } + if((uint8_t)(Mode & UART4_MODE_RX_ENABLE)) + { + /* Set the Receiver Enable bit */ + UART4->CR2 |= (uint8_t)UART4_CR2_REN; + } + else + { + /* Clear the Receiver Disable bit */ + UART4->CR2 &= (uint8_t)(~UART4_CR2_REN); + } + /* Set the Clock Enable bit, lock Polarity, lock Phase and Last Bit Clock + pulse bits according to UART4_Mode value */ + if((uint8_t)(SyncMode & UART4_SYNCMODE_CLOCK_DISABLE)) + { + /* Clear the Clock Enable bit */ + UART4->CR3 &= (uint8_t)(~UART4_CR3_CKEN); + } + else + { + UART4->CR3 |= (uint8_t)((uint8_t)SyncMode & UART4_CR3_CKEN); + } +} + +/** + * @brief Enable the UART4 peripheral. + * @param NewState : The new state of the UART Communication. + * This parameter can be any of the @ref FunctionalState enumeration. + * @retval None + */ +void UART4_Cmd(FunctionalState NewState) +{ + if(NewState != DISABLE) + { + /* UART4 Enable */ + UART4->CR1 &= (uint8_t)(~UART4_CR1_UARTD); + } + else + { + /* UART4 Disable */ + UART4->CR1 |= UART4_CR1_UARTD; + } +} + +/** + * @brief Enables or disables the specified UART4 interrupts. + * @param UART4_IT specifies the UART4 interrupt sources to be enabled or disabled. + * This parameter can be one of the following values: + * - UART4_IT_LBDF: LIN Break detection interrupt + * - UART4_IT_LHDF: LIN Break detection interrupt + * - UART4_IT_TXE: Transmit Data Register empty interrupt + * - UART4_IT_TC: Transmission complete interrupt + * - UART4_IT_RXNE_OR: Receive Data register not empty/Over run error interrupt + * - UART4_IT_IDLE: Idle line detection interrupt + * - UART4_IT_PE: Parity Error interrupt + * @param NewState new state of the specified UART4 interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART4_ITConfig(UART4_IT_TypeDef UART4_IT, FunctionalState NewState) +{ + uint8_t uartreg = 0, itpos = 0x00; + + /* Check the parameters */ + assert_param(IS_UART4_CONFIG_IT_OK(UART4_IT)); + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + /* Get the UART4 register index */ + uartreg = (uint8_t)((uint16_t)UART4_IT >> 0x08); + + /* Get the UART4 IT index */ + itpos = (uint8_t)((uint8_t)1 << (uint8_t)((uint8_t)UART4_IT & (uint8_t)0x0F)); + + if(NewState != DISABLE) + { + /* Enable the Interrupt bits according to UART4_IT mask */ + if(uartreg == 0x01) + { + UART4->CR1 |= itpos; + } + else if(uartreg == 0x02) + { + UART4->CR2 |= itpos; + } + else if(uartreg == 0x03) + { + UART4->CR4 |= itpos; + } + else + { + UART4->CR6 |= itpos; + } + } + else + { + /* Disable the interrupt bits according to UART4_IT mask */ + if(uartreg == 0x01) + { + UART4->CR1 &= (uint8_t)(~itpos); + } + else if(uartreg == 0x02) + { + UART4->CR2 &= (uint8_t)(~itpos); + } + else if(uartreg == 0x03) + { + UART4->CR4 &= (uint8_t)(~itpos); + } + else + { + UART4->CR6 &= (uint8_t)(~itpos); + } + } +} + +/** + * @brief Enables or disables the UART’s Half Duplex communication. + * @param NewState new state of the UART Communication. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART4_HalfDuplexCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if (NewState != DISABLE) + { + UART4->CR5 |= UART4_CR5_HDSEL; /**< UART4 Half Duplex Enable */ + } + else + { + UART4->CR5 &= (uint8_t)~UART4_CR5_HDSEL; /**< UART4 Half Duplex Disable */ + } +} + +/** + * @brief Configures the UART4’s IrDA interface. + * @param UART4_IrDAMode specifies the IrDA mode. + * This parameter can be any of the @ref UART4_IrDAMode_TypeDef values. + * @retval None + */ +void UART4_IrDAConfig(UART4_IrDAMode_TypeDef UART4_IrDAMode) +{ + assert_param(IS_UART4_IRDAMODE_OK(UART4_IrDAMode)); + + if(UART4_IrDAMode != UART4_IRDAMODE_NORMAL) + { + UART4->CR5 |= UART4_CR5_IRLP; + } + else + { + UART4->CR5 &= ((uint8_t)~UART4_CR5_IRLP); + } +} + +/** + * @brief Enables or disables the UART4’s IrDA interface. + * @param NewState new state of the IrDA mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART4_IrDACmd(FunctionalState NewState) +{ + /* Check parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if(NewState != DISABLE) + { + /* Enable the IrDA mode by setting the IREN bit in the CR3 register */ + UART4->CR5 |= UART4_CR5_IREN; + } + else + { + /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */ + UART4->CR5 &= ((uint8_t)~UART4_CR5_IREN); + } +} + +/** + * @brief Sets the UART4 LIN Break detection length. + * @param UART4_LINBreakDetectionLength specifies the LIN break detection length. + * This parameter can be any of the + * @ref UART4_LINBreakDetectionLength_TypeDef values. + * @retval None + */ +void UART4_LINBreakDetectionConfig(UART4_LINBreakDetectionLength_TypeDef UART4_LINBreakDetectionLength) +{ + /* Check parameters */ + assert_param(IS_UART4_LINBREAKDETECTIONLENGTH_OK(UART4_LINBreakDetectionLength)); + + if(UART4_LINBreakDetectionLength != UART4_LINBREAKDETECTIONLENGTH_10BITS) + { + UART4->CR4 |= UART4_CR4_LBDL; + } + else + { + UART4->CR4 &= ((uint8_t)~UART4_CR4_LBDL); + } +} + +/** + * @brief Configure the UART4 peripheral. + * @param UART4_Mode specifies the LIN mode. + * This parameter can be any of the @ref UART4_LinMode_TypeDef values. + * @param UART4_Autosync specifies the LIN automatic resynchronization mode. + * This parameter can be any of the @ref UART4_LinAutosync_TypeDef values. + * @param UART4_DivUp specifies the LIN divider update method. + * This parameter can be any of the @ref UART4_LinDivUp_TypeDef values. + * @retval None + */ +void UART4_LINConfig(UART4_LinMode_TypeDef UART4_Mode, + UART4_LinAutosync_TypeDef UART4_Autosync, + UART4_LinDivUp_TypeDef UART4_DivUp) +{ + /* Check parameters */ + assert_param(IS_UART4_SLAVE_OK(UART4_Mode)); + assert_param(IS_UART4_AUTOSYNC_OK(UART4_Autosync)); + assert_param(IS_UART4_DIVUP_OK(UART4_DivUp)); + + if(UART4_Mode != UART4_LIN_MODE_MASTER) + { + UART4->CR6 |= UART4_CR6_LSLV; + } + else + { + UART4->CR6 &= ((uint8_t)~UART4_CR6_LSLV); + } + + if(UART4_Autosync != UART4_LIN_AUTOSYNC_DISABLE) + { + UART4->CR6 |= UART4_CR6_LASE ; + } + else + { + UART4->CR6 &= ((uint8_t)~ UART4_CR6_LASE ); + } + + if(UART4_DivUp != UART4_LIN_DIVUP_LBRR1) + { + UART4->CR6 |= UART4_CR6_LDUM; + } + else + { + UART4->CR6 &= ((uint8_t)~ UART4_CR6_LDUM); + } +} + +/** + * @brief Enables or disables the UART4 LIN mode. + * @param NewState is new state of the UART4 LIN mode. + * This parameter can be ENABLE or DISABLE + * @retval None + */ +void UART4_LINCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if(NewState != DISABLE) + { + /* Enable the LIN mode by setting the LINE bit in the CR2 register */ + UART4->CR3 |= UART4_CR3_LINEN; + } + else + { + /* Disable the LIN mode by clearing the LINE bit in the CR2 register */ + UART4->CR3 &= ((uint8_t)~UART4_CR3_LINEN); + } +} + +/** + * @brief Enables or disables the UART4 Smart Card mode. + * @param NewState: new state of the Smart Card mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART4_SmartCardCmd(FunctionalState NewState) +{ + /* Check parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if(NewState != DISABLE) + { + /* Enable the SC mode by setting the SCEN bit in the CR5 register */ + UART4->CR5 |= UART4_CR5_SCEN; + } + else + { + /* Disable the SC mode by clearing the SCEN bit in the CR5 register */ + UART4->CR5 &= ((uint8_t)(~UART4_CR5_SCEN)); + } +} + +/** + * @brief Enables or disables NACK transmission. + * @param NewState: new state of the Smart Card mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void UART4_SmartCardNACKCmd(FunctionalState NewState) +{ + /* Check parameters */ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if(NewState != DISABLE) + { + /* Enable the NACK transmission by setting the NACK bit in the CR5 register */ + UART4->CR5 |= UART4_CR5_NACK; + } + else + { + /* Disable the NACK transmission by clearing the NACK bit in the CR5 register */ + UART4->CR5 &= ((uint8_t)~(UART4_CR5_NACK)); + } +} + +/** + * @brief Selects the UART4 WakeUp method. + * @param UART4_WakeUp: specifies the UART4 wakeup method. + * This parameter can be any of the @ref UART4_WakeUp_TypeDef values. + * @retval None + */ +void UART4_WakeUpConfig(UART4_WakeUp_TypeDef UART4_WakeUp) +{ + assert_param(IS_UART4_WAKEUP_OK(UART4_WakeUp)); + + UART4->CR1 &= ((uint8_t)~UART4_CR1_WAKE); + UART4->CR1 |= (uint8_t)UART4_WakeUp; +} + +/** + * @brief Determines if the UART4 is in mute mode or not. + * @param NewState: new state of the UART4 mode. + * This parameter can be ENABLE or DISABLE + * @retval None + */ +void UART4_ReceiverWakeUpCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONALSTATE_OK(NewState)); + + if(NewState != DISABLE) + { + /* Enable the mute mode UART4 by setting the RWU bit in the CR2 register */ + UART4->CR2 |= UART4_CR2_RWU; + } + else + { + /* Disable the mute mode UART4 by clearing the RWU bit in the CR1 register */ + UART4->CR2 &= ((uint8_t)~UART4_CR2_RWU); + } +} + +/** + * @brief Returns the most recent received data by the UART4 peripheral. + * @param None + * @retval Received Data + */ +uint8_t UART4_ReceiveData8(void) +{ + return ((uint8_t)UART4->DR); +} + +/** + * @brief Returns the most recent received data by the UART4 peripheral. + * @param None + * @retval Received Data + */ +uint16_t UART4_ReceiveData9(void) +{ + uint16_t temp = 0; + + temp = ((uint16_t)(((uint16_t)((uint16_t)UART4->CR1 & (uint16_t)UART4_CR1_R8)) << 1)); + + return (uint16_t)((((uint16_t)UART4->DR) | temp) & ((uint16_t)0x01FF)); +} + +/** + * @brief Transmits 8 bit data through the UART4 peripheral. + * @param Data: the data to transmit. + * @retval None + */ +void UART4_SendData8(uint8_t Data) +{ + /* Transmit Data */ + UART4->DR = Data; +} + +/** + * @brief Transmits 9 bit data through the UART4 peripheral. + * @param Data: the data to transmit. + * @retval None + */ +void UART4_SendData9(uint16_t Data) +{ + /* Clear the transmit data bit 8 */ + UART4->CR1 &= ((uint8_t)~UART4_CR1_T8); + + /* Write the transmit data bit [8] */ + UART4->CR1 |= (uint8_t)(((uint8_t)(Data >> 2)) & UART4_CR1_T8); + + /* Write the transmit data bit [0:7] */ + UART4->DR = (uint8_t)(Data); +} + +/** + * @brief Transmits break characters. + * @param None + * @retval None + */ +void UART4_SendBreak(void) +{ + UART4->CR2 |= UART4_CR2_SBK; +} + +/** + * @brief Sets the address of the UART4 node. + * @param UART4_Address: Indicates the address of the UART4 node. + * @retval None + */ +void UART4_SetAddress(uint8_t UART4_Address) +{ + /*assert_param for x UART4_Address*/ + assert_param(IS_UART4_ADDRESS_OK(UART4_Address)); + + /* Clear the UART4 address */ + UART4->CR4 &= ((uint8_t)~UART4_CR4_ADD); + /* Set the UART4 address node */ + UART4->CR4 |= UART4_Address; +} + +/** + * @brief Sets the specified UART4 guard time. + * @note SmartCard Mode should be Enabled + * @param UART4_GuardTime: specifies the guard time. + * @retval None + */ +void UART4_SetGuardTime(uint8_t UART4_GuardTime) +{ + /* Set the UART4 guard time */ + UART4->GTR = UART4_GuardTime; +} + +/** + * @brief Sets the system clock prescaler. + * @note IrDA Low Power mode or smartcard mode should be enabled + * @note This function is related to SmartCard and IrDa mode. + * @param UART4_Prescaler: specifies the prescaler clock. + * This parameter can be one of the following values: + * @par IrDA Low Power Mode + * The clock source is divided by the value given in the register (8 bits) + * - 0000 0000 Reserved + * - 0000 0001 divides the clock source by 1 + * - 0000 0010 divides the clock source by 2 + * - ... + * @par Smart Card Mode + * The clock source is divided by the value given in the register + * (5 significant bits) multiplied by 2 + * - 0 0000 Reserved + * - 0 0001 divides the clock source by 2 + * - 0 0010 divides the clock source by 4 + * - 0 0011 divides the clock source by 6 + * - ... + * @retval None + */ +void UART4_SetPrescaler(uint8_t UART4_Prescaler) +{ + /* Load the UART4 prescaler value*/ + UART4->PSCR = UART4_Prescaler; +} + +/** + * @brief Checks whether the specified UART4 flag is set or not. + * @param UART4_FLAG specifies the flag to check. + * This parameter can be any of the @ref UART4_Flag_TypeDef enumeration. + * @retval FlagStatus (SET or RESET) + */ +FlagStatus UART4_GetFlagStatus(UART4_Flag_TypeDef UART4_FLAG) +{ + FlagStatus status = RESET; + + /* Check parameters */ + assert_param(IS_UART4_FLAG_OK(UART4_FLAG)); + + /* Check the status of the specified UART4 flag*/ + if(UART4_FLAG == UART4_FLAG_LBDF) + { + if((UART4->CR4 & (uint8_t)UART4_FLAG) != (uint8_t)0x00) + { + /* UART4_FLAG is set*/ + status = SET; + } + else + { + /* UART4_FLAG is reset*/ + status = RESET; + } + } + else if(UART4_FLAG == UART4_FLAG_SBK) + { + if((UART4->CR2 & (uint8_t)UART4_FLAG) != (uint8_t)0x00) + { + /* UART4_FLAG is set*/ + status = SET; + } + else + { + /* UART4_FLAG is reset*/ + status = RESET; + } + } + else if((UART4_FLAG == UART4_FLAG_LHDF) || (UART4_FLAG == UART4_FLAG_LSF)) + { + if((UART4->CR6 & (uint8_t)UART4_FLAG) != (uint8_t)0x00) + { + /* UART4_FLAG is set*/ + status = SET; + } + else + { + /* UART4_FLAG is reset*/ + status = RESET; + } + } + else + { + if((UART4->SR & (uint8_t)UART4_FLAG) != (uint8_t)0x00) + { + /* UART4_FLAG is set*/ + status = SET; + } + else + { + /* UART4_FLAG is reset*/ + status = RESET; + } + } + + /* Return the UART4_FLAG status*/ + return status; +} + +/** + * @brief Clears the UART4 flags. + * @param UART4_FLAG specifies the flag to clear + * This parameter can be any combination of the following values: + * - UART4_FLAG_LBDF: LIN Break detection flag. + * - UART4_FLAG_LHDF: LIN Header detection flag. + * - UART4_FLAG_LSF: LIN synchrone field flag. + * - UART4_FLAG_RXNE: Receive data register not empty flag. + * @note: + * - PE (Parity error), FE (Framing error), NE (Noise error), + * OR (OverRun error) and IDLE (Idle line detected) flags are cleared + * by software sequence: a read operation to UART4_SR register + * (UART4_GetFlagStatus())followed by a read operation to UART4_DR + * register(UART4_ReceiveData8() or UART4_ReceiveData9()). + * + * - RXNE flag can be also cleared by a read to the UART4_DR register + * (UART4_ReceiveData8()or UART4_ReceiveData9()). + * + * - TC flag can be also cleared by software sequence: a read operation + * to UART4_SR register (UART4_GetFlagStatus()) followed by a write + * operation to UART4_DR register (UART4_SendData8() or UART4_SendData9()). + * + * - TXE flag is cleared only by a write to the UART4_DR register + * (UART4_SendData8() or UART4_SendData9()). + * + * - SBK flag is cleared during the stop bit of break. + * @retval None + */ +void UART4_ClearFlag(UART4_Flag_TypeDef UART4_FLAG) +{ + assert_param(IS_UART4_CLEAR_FLAG_OK(UART4_FLAG)); + + /* Clear the Receive Register Not Empty flag */ + if(UART4_FLAG == UART4_FLAG_RXNE) + { + UART4->SR = (uint8_t)~(UART4_SR_RXNE); + } + /* Clear the LIN Break Detection flag */ + else if(UART4_FLAG == UART4_FLAG_LBDF) + { + UART4->CR4 &= (uint8_t)(~UART4_CR4_LBDF); + } + /* Clear the LIN Header Detection Flag */ + else if(UART4_FLAG == UART4_FLAG_LHDF) + { + UART4->CR6 &= (uint8_t)(~UART4_CR6_LHDF); + } + /* Clear the LIN Synch Field flag */ + else + { + UART4->CR6 &= (uint8_t)(~UART4_CR6_LSF); + } +} + +/** + * @brief Checks whether the specified UART4 interrupt has occurred or not. + * @param UART4_IT: Specifies the UART4 interrupt pending bit to check. + * This parameter can be one of the following values: + * - UART4_IT_LBDF: LIN Break detection interrupt + * - UART4_IT_TXE: Transmit Data Register empty interrupt + * - UART4_IT_TC: Transmission complete interrupt + * - UART4_IT_RXNE: Receive Data register not empty interrupt + * - UART4_IT_IDLE: Idle line detection interrupt + * - UART4_IT_OR: OverRun Error interrupt + * - UART4_IT_PE: Parity Error interrupt + * @retval The state of UART4_IT (SET or RESET). + */ +ITStatus UART4_GetITStatus(UART4_IT_TypeDef UART4_IT) +{ + ITStatus pendingbitstatus = RESET; + uint8_t itpos = 0; + uint8_t itmask1 = 0; + uint8_t itmask2 = 0; + uint8_t enablestatus = 0; + + /* Check parameters */ + assert_param(IS_UART4_GET_IT_OK(UART4_IT)); + + /* Get the UART4 IT index*/ + itpos = (uint8_t)((uint8_t)1 << (uint8_t)((uint8_t)UART4_IT & (uint8_t)0x0F)); + /* Get the UART4 IT index*/ + itmask1 = (uint8_t)((uint8_t)UART4_IT >> (uint8_t)4); + /* Set the IT mask*/ + itmask2 = (uint8_t)((uint8_t)1 << itmask1); + + /* Check the status of the specified UART4 pending bit*/ + if(UART4_IT == UART4_IT_PE) + { + /* Get the UART4_ITPENDINGBIT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART4->CR1 & itmask2); + /* Check the status of the specified UART4 interrupt*/ + + if(((UART4->SR & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + else if(UART4_IT == UART4_IT_LBDF) + { + /* Get the UART4_IT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART4->CR4 & itmask2); + /* Check the status of the specified UART4 interrupt*/ + if(((UART4->CR4 & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + else if(UART4_IT == UART4_IT_LHDF) + { + /* Get the UART4_IT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART4->CR6 & itmask2); + /* Check the status of the specified UART4 interrupt*/ + if(((UART4->CR6 & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + else + { + /* Get the UART4_IT enable bit status*/ + enablestatus = (uint8_t)((uint8_t)UART4->CR2 & itmask2); + /* Check the status of the specified UART4 interrupt*/ + if(((UART4->SR & itpos) != (uint8_t)0x00) && enablestatus) + { + /* Interrupt occurred*/ + pendingbitstatus = SET; + } + else + { + /* Interrupt not occurred*/ + pendingbitstatus = RESET; + } + } + /* Return the UART4_IT status*/ + return pendingbitstatus; +} + +/** + * @brief Clears the UART4 pending flags. + * @param UART4_IT specifies the pending bit to clear + * This parameter can be one of the following values: + * - UART4_IT_LBDF: LIN Break detection interrupt + * - UART4_IT_LHDF: LIN Header detection interrupt + * - UART4_IT_RXNE: Receive Data register not empty interrupt. + * @note + * - PE (Parity error), FE (Framing error), NE (Noise error), + * OR (OverRun error) and IDLE (Idle line detected) pending bits are + * cleared by software sequence: a read operation to UART4_SR register + * (UART4_GetITStatus()) followed by a read operation to UART4_DR register + * (UART4_ReceiveData8() or UART4_ReceiveData9()). + * + * - RXNE pending bit can be also cleared by a read to the UART4_DR + * register (UART4_ReceiveData8() or UART4_ReceiveData9()). + * + * - TC (Transmit complete) pending bit can be cleared by software + * sequence: a read operation to UART4_SR register + * (UART4_GetITStatus()) followed by a write operation to UART4_DR + * register (UART4_SendData8()or UART4_SendData9()). + * + * - TXE pending bit is cleared only by a write to the UART4_DR register + * (UART4_SendData8() or UART4_SendData9()). + * @retval None + */ +void UART4_ClearITPendingBit(UART4_IT_TypeDef UART4_IT) +{ + assert_param(IS_UART4_CLEAR_IT_OK(UART4_IT)); + + /* Clear the Receive Register Not Empty pending bit */ + if(UART4_IT == UART4_IT_RXNE) + { + UART4->SR = (uint8_t)~(UART4_SR_RXNE); + } + /* Clear the LIN Break Detection pending bit */ + else if(UART4_IT == UART4_IT_LBDF) + { + UART4->CR4 &= (uint8_t)~(UART4_CR4_LBDF); + } + /* Clear the LIN Header Detection pending bit */ + else + { + UART4->CR6 &= (uint8_t)(~UART4_CR6_LHDF); + } +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/lib/src/stm8s_wwdg.c b/LOCK_STM8_BF/lib/src/stm8s_wwdg.c new file mode 100644 index 0000000..6790622 --- /dev/null +++ b/LOCK_STM8_BF/lib/src/stm8s_wwdg.c @@ -0,0 +1,125 @@ +/** + ******************************************************************************** + * @file stm8s_wwdg.c + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains all the functions for the WWDG peripheral. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_wwdg.h" + +/** @addtogroup STM8S_StdPeriph_Driver + * @{ + */ +/* Private define ------------------------------------------------------------*/ +#define BIT_MASK ((uint8_t)0x7F) +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @addtogroup WWDG_Public_Functions + * @{ + */ + +/** + * @brief Initializes the WWDG peripheral. + * This function set Window Register = WindowValue, Counter Register + * according to Counter and \b ENABLE \b WWDG + * @param Counter : WWDG counter value + * @param WindowValue : specifies the WWDG Window Register, range is 0x00 to 0x7F. + * @retval None + */ +void WWDG_Init(uint8_t Counter, uint8_t WindowValue) +{ + /* Check the parameters */ + assert_param(IS_WWDG_WINDOWLIMITVALUE_OK(WindowValue)); + + WWDG->WR = WWDG_WR_RESET_VALUE; + WWDG->CR = (uint8_t)((uint8_t)(WWDG_CR_WDGA | WWDG_CR_T6) | (uint8_t)Counter); + WWDG->WR = (uint8_t)((uint8_t)(~WWDG_CR_WDGA) & (uint8_t)(WWDG_CR_T6 | WindowValue)); +} + +/** + * @brief Refreshes the WWDG peripheral. + * @param Counter : WWDG Counter Value + * This parameter must be a number between 0x40 and 0x7F. + * @retval None + */ +void WWDG_SetCounter(uint8_t Counter) +{ + /* Check the parameters */ + assert_param(IS_WWDG_COUNTERVALUE_OK(Counter)); + + /* Write to T[6:0] bits to configure the counter value, no need to do + a read-modify-write; writing a 0 to WDGA bit does nothing */ + WWDG->CR = (uint8_t)(Counter & (uint8_t)BIT_MASK); +} + +/** + * @brief Gets the WWDG Counter Value. + * This value could be used to check if WWDG is in the window, where + * refresh is allowed. + * @param None + * @retval WWDG Counter Value + */ +uint8_t WWDG_GetCounter(void) +{ + return(WWDG->CR); +} + +/** + * @brief Generates immediate WWDG RESET. + * @param None + * @retval None + */ +void WWDG_SWReset(void) +{ + WWDG->CR = WWDG_CR_WDGA; /* Activate WWDG, with clearing T6 */ +} + +/** + * @brief Sets the WWDG window value. + * @param WindowValue: specifies the window value to be compared to the + * downcounter. + * This parameter value must be lower than 0x80. + * @retval None + */ +void WWDG_SetWindowValue(uint8_t WindowValue) +{ + /* Check the parameters */ + assert_param(IS_WWDG_WINDOWLIMITVALUE_OK(WindowValue)); + + WWDG->WR = (uint8_t)((uint8_t)(~WWDG_CR_WDGA) & (uint8_t)(WWDG_CR_T6 | WindowValue)); +} + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/user/Backup of EXT_INT_1PORT.ewd b/LOCK_STM8_BF/user/Backup of EXT_INT_1PORT.ewd new file mode 100644 index 0000000..5bae25e --- /dev/null +++ b/LOCK_STM8_BF/user/Backup of EXT_INT_1PORT.ewd @@ -0,0 +1,449 @@ + + + + 2 + + Debug + + STM8 + + 1 + + C-SPY + 1 + + 1 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + SIMULATOR_STM8 + 1 + + 0 + 1 + 1 + + + + + STICE_STM8 + 2 + + 1 + 1 + 1 + + + + + + + + + + + + STLINK_STM8 + 2 + + 1 + 1 + 1 + + + + + + + + + + + + $TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin + 0 + + + $EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin + 1 + + + $EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin + 0 + + + $EW_DIR$\common\plugins\SymList\SymList.ENU.ewplugin + 1 + + + $EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin + 0 + + + + + Release + + STM8 + + 0 + + C-SPY + 1 + + 1 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + SIMULATOR_STM8 + 1 + + 0 + 1 + 0 + + + + + STICE_STM8 + 2 + + 1 + 1 + 0 + + + + + + + + + + + + STLINK_STM8 + 2 + + 1 + 1 + 0 + + + + + + + + + + + + $TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin + 0 + + + $EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin + 1 + + + $EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin + 0 + + + $EW_DIR$\common\plugins\SymList\SymList.ENU.ewplugin + 1 + + + $EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin + 0 + + + + + + diff --git a/LOCK_STM8_BF/user/Backup of EXT_INT_1PORT.ewp b/LOCK_STM8_BF/user/Backup of EXT_INT_1PORT.ewp new file mode 100644 index 0000000..abd500c --- /dev/null +++ b/LOCK_STM8_BF/user/Backup of EXT_INT_1PORT.ewp @@ -0,0 +1,1604 @@ + + + + 2 + + Debug + + STM8 + + 1 + + General + 3 + + 1 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + ICCSTM8 + 3 + + 9 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + ASTM8 + 3 + + 2 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + OBJCOPY + 0 + + 0 + 1 + 1 + + + + + + + + + CUSTOM + 3 + + + + + + + BICOMP + 0 + + + + BUILDACTION + 1 + + + + + + + ILINK + 3 + + 2 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + IARCHIVE + 3 + + 0 + 1 + 1 + + + + + + + BILINK + 0 + + + + + Release + + STM8 + + 0 + + General + 3 + + 1 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + ICCSTM8 + 3 + + 9 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + ASTM8 + 3 + + 2 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + OBJCOPY + 0 + + 0 + 1 + 0 + + + + + + + + + CUSTOM + 3 + + + + + + + BICOMP + 0 + + + + BUILDACTION + 1 + + + + + + + ILINK + 3 + + 2 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + IARCHIVE + 3 + + 0 + 1 + 0 + + + + + + + BILINK + 0 + + + + + Debug + + + lib + + $PROJ_DIR$\..\lib\src\stm8s_clk.c + + + $PROJ_DIR$\..\lib\src\stm8s_exti.c + + + $PROJ_DIR$\..\lib\src\stm8s_gpio.c + + + + user + + $PROJ_DIR$\main.c + + + $PROJ_DIR$\stm8s_conf.h + + + $PROJ_DIR$\stm8s_it.c + + + $PROJ_DIR$\stm8s_it.h + + + + + diff --git a/LOCK_STM8_BF/user/Debug/Exe/EXT_INT_1PORT.out b/LOCK_STM8_BF/user/Debug/Exe/EXT_INT_1PORT.out new file mode 100644 index 0000000..4f4960c Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Exe/EXT_INT_1PORT.out differ diff --git a/LOCK_STM8_BF/user/Debug/Exe/EXT_INT_1PORT.s19 b/LOCK_STM8_BF/user/Debug/Exe/EXT_INT_1PORT.s19 new file mode 100644 index 0000000..b69654f --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Exe/EXT_INT_1PORT.s19 @@ -0,0 +1,341 @@ +S01400004558545F494E545F31504F52542E733139D0 +S1138000820094818200950A8200950A8200950A72 +S11380108200950A820093CA8200950A820093A581 +S11380208200950A8200950A8200950A8200950AC8 +S11380308200950A820090F78200950A8200950AD0 +S11380408200950A8200950A8200950A8200950AA8 +S113805082008F108200950A8200950A8200950A98 +S11380608200950A8200950A8200950A8200950A88 +S11380708200950A8200950A8200950A8200950A78 +S1138080C6523181CD8DF73B000ABF08B70A3F01C4 +S11380903F00BE08A301002731BE08A30277272AA8 +S11380A0BE08A302662723BE08A30205271CBE0838 +S11380B0A302442715BE08A30346270EAE00D8BF6B +S11380C0025FBF00AE919ACD89423D0A2714B60AD9 +S11380D0A101270EAE00D9BF025FBF00AE919ACDB9 +S11380E08942BE084F0141B70141B609A40F5F5C44 +S11380F0CD94A341B700413D0A272AB601A1012628 +S11381000AB600CA5234C752342048B601A1022626 +S11381100AB600CA5235C752352038B600CA52379B +S1138120C75237202EB601A101260C3300B600C475 +S11381305234C75234201CB601A102260C3300B6B7 +S113814000C45235C75235200A3300B600C4523732 +S1138150C7523732000ACC8E9D4D2705721B52340C +S113816081721A523481CD8E34CD8E39883B00040D +S11381703B00053B00063B00075204CD8EF6AE00E3 +S1138180001F01AE00001F035FBF0EBF0CBE08A39B +S113819000092605BE0AA38969250EAE0061BF0247 +S11381A05FBF00AE919ACD89420D0927147B09A1C6 +S11381B010270EAE0062BF025FBF00AE919ACD8958 +S11381C0420D0827207B08A110271A7B08A120272D +S11381D0147B08A130270EAE0063BF025FBF00AE60 +S11381E0919ACD89420D07271A7B07A10427147B96 +S11381F007A106270EAE0064BF025FBF00AE919ACE +S1138200CD89427B05A108273E7B05A14027387B09 +S113821005A10427327B05A180272C7B05A10C270F +S1138220267B05A10C27207B05A144271A7B05A1E9 +S1138230C027147B05A188270EAE0065BF025FBF6F +S113824000AE919ACD89427B06A488A18827187B29 +S113825006A444A14427107B06A422A12227087B5C +S113826006A411A111260EAE0066BF025FBF00AEC8 +S1138270919ACD8942721952347B09CA5234C75239 +S113828034C65236A4CFC752367B08CA5236C752B8 +S113829036C65234A4F9C752347B07CA5234C75283 +S11382A034C652326B0135005232C65233A40FC762 +S11382B05233C65233A4F0C75233CD8EB5CD8DCDD3 +S11382C004CD8F03CD87CACD8EE9CD8D55CD90B920 +S11382D001CD8EB5CD8DCD04CD8EF6CD87CACD8C96 +S11382E0C300000064CD8EDCCD8D55CD8F03CD90C1 +S11382F08101CD8CC300000064CD8ECFCD8EC2CD64 +S11383008CA8CD8DCD04CD8D5200000064B603A49D +S11383100FCA5233C752331E03CD94AB9FA4F0CA85 +S11383205233C752331E039FCA5232C75232C65207 +S113833035A4F3C75235C65236A4F8C752367B0665 +S1138340A407CA5236C752367B05A404A1002706E7 +S1138350721652352004721752357B05A408A10009 +S11383602706721452352004721552357B06A480F8 +S1138370A100270672175236200A7B06A408CA52A7 +S113838036C752365B09CC8E8FC65230B700C65200 +S113839031350052333500523235005234350052F3 +S11383A035350052363500523735005238350052D3 +S11383B0393500523A813B0008B7083D08260EAE15 +S11383C00868BF025FBF00AE9270CD89423308B621 +S11383D008C7525532000881CD8DF7BF08BE080288 +S11383E0A4E102A400025D2605BE085D260EAE08C7 +S11383F02ABF025FBF00AE9270CD8942B60943C75F +S11384005255BE084F019F43A41EC75256CC8E9DA1 +S11384103B0008B7083D082714B608A101270EAE93 +S11384200476BF025FBF00AE9270CD89423D08273B +S113843006721E52502004721F525032000881CD21 +S11384408DF7B7084500093D08260EAE026CBF0241 +S11384505FBF00AE9270CD89423D092714B609A1D1 +S113846001270EAE026DBF025FBF00AE9270CD89D0 +S1138470423D09270BB608CA5254C75254CC8E9DAC +S11384803308B608C45254C75254CC8E9D3B0008DE +S1138490B7083D082714B608A101270EAE0234BF61 +S11384A0025FBF00AE9270CD89423D08270672106C +S11384B0525020047211525032000881CD8E34CDB6 +S11384C08DFCBF0AB70990BF0C4500083D0927265B +S11384D0B609A1102720B609A120271AB609A14080 +S11384E02714B609A160270EAE0075BF025FBF0056 +S11384F0AE9270CD8942BE0C4F019FC75262B60D39 +S1138500C75263BE0A4F019FC75260B60BC7526180 +S1138510C65250A48FBA09C75250B608C75264CC89 +S11385208E96350052503500525135005252350066 +S1138530525335005254350052563500525C3500C2 +S1138540525D35015258350152593501525A35019F +S1138550525B3500525C3500525D3500525835008F +S113856052593500525A3500525B3500525E35007F +S1138570525F350052603500526135FF526235FF5B +S11385805263350052653500526635005267350036 +S11385905268350052693500526A3500526B350015 +S11385A0526C3500526F350152573500526E35000A +S11385B0526D35005264350052558143F4F781FA07 +S11385C0F781CD8E34BF08B70A45000B3D0B275009 +S11385D0B60BA140274AB60BA1202744B60BA160D5 +S11385E0273EB60BA1A02738B60BA1E02732B60B65 +S11385F0A180272CB60BA1C02726B60BA1B027203B +S1138600B60BA1F0271AB60BA1902714B60BA1D074 +S1138610270EAE004DBF025FBF00AE923BCD894234 +S11386203D0A260EAE004EBF025FBF00AE923BCDA8 +S11386308942BE081C0004B60A43F4BE081C0004A8 +S1138640F7B60BA480A100272BB60BA410A100271A +S11386500AB60A92CA0892C7082009B60A4392C405 +S11386600892C708BE081C0002B60AFABE081C001D +S113867002F7200FBE081C0002B60A43F4BE081C11 +S11386800002F7B60BA440A1002710BE081C00038B +S1138690B60AFABE081C0003F7200FBE081C00032C +S11386A0B60A43F4BE081C0003F7B60BA420A100CD +S11386B02711BE081C0004B60AFABE081C0004F701 +S11386C0CC8E92BE081C0004330AB60AF4BE081C01 +S11386D00004F7CC8E924FF7909372A900024F904A +S11386E0F7909372A900034F90F71C00044FF78191 +S11386F0CD8DF7B7084500093D082726B608A10126 +S11387002720B608A102271AB608A1032714B60821 +S1138710A104270EAE0049BF025FBF00AE9206CD92 +S113872089423D092720B609A101271AB609A102E9 +S11387302714B609A103270EAE004ABF025FBF008B +S1138740AE9206CD8942B6084D270F4A271F4A2705 +S1138750314A27444A2757CC8E9DC650A0A4FCC753 +S113876050A0B609CA50A0C750A0CC8E9DC650A038 +S1138770A4F3C750A0B6094848CA50A0C750A0CC1B +S11387808E9DC650A0A4CFC750A0B6094EA4F0CA6F +S113879050A0C750A0CC8E9DC650A0A43FC750A0E7 +S11387A0B609CD94F7CA50A0C750A0CC8E9DC65030 +S11387B0A1A4FCC750A1B609CA50A1C750A1CC8E30 +S11387C09D350050A0350050A1815FBF02BF003528 +S11387D0E100063F053F04C650C3B706B606A1E153 +S11387E0262AC650C6A418B705B605444444B7059E +S11387F05F41B60541D69502B7045F41B60441BF57 +S1138800065FBF04CD8D4D00F4240081B606A1D2CD +S1138810260AAEF400BF025F5CBF0081AE2400BF35 +S113882002AE00F4BF00813B0008B7083D082720D2 +S1138830B608A108271AB608A1102714B608A1186B +S1138840270EAE01A2BF025FBF00AE92A5CD894242 +S1138850C650C6A4E7C750C6B608CA50C6C750C655 +S113886032000881CD8DF7B7084500093D0927146A +S1138870B609A101270EAE010ABF025FBF00AE9286 +S1138880A5CD89423D08275CB608A1012756B60844 +S1138890A1032750B608A103274AB608A103274419 +S11388A0B608A104273EB608A1052738B608A105D5 +S11388B02732B608A104272CB608A1062726B60835 +S11388C0A1072720B608A117271AB608A113271451 +S11388D0B608A112270EAE010BBF025FBF00AE9215 +S11388E0A5CD8942B608A410A100262B3D09271363 +S11388F0B608A40F5F5CCD94A39FCA50C7C750C7E6 +S1138900CC8E9DB608A40F5F5CCD94A39F43C45046 +S1138910C7C750C7CC8E9D3D092713B608A40F5F67 +S11389205CCD94A39FCA50CAC750CACC8E9DB608CA +S1138930A40F5F5CCD94A39F43C450CAC750CACC54 +S11389408E9D20FECD852235010000A607CD8864CA +S11389503F0090AE03E84FAE3E7FCD84BCA601CD70 +S1138960841035010000A601CD843F5F5CCD83D81F +S1138970A601CD848D9A81CD8389350C000735807D +S113898000063F053F044FAE2580BF025FBF00CD08 +S11389908166A601AE0205CD8084A601CD81599AD7 +S11389A081AE500ACD86D6AE5000CD86D635600055 +S11389B000A620AE500ACD85C2AE5000CD86D63575 +S11389C0600000A608AE5000CD85C2CD87C1350138 +S11389D00000A602CD86F0350100004FCD86F09A46 +S11389E081AE500FCD86D635E00000A604AE500F00 +S11389F0CD85C235E00000A608AE500FCD85C23546 +S1138A00E00000A610AE500FCC85C24FCC8827C61C +S1138A10002CA1002710A608AE500FCD85BF35014C +S1138A20002F3500002CC6002DA1002710A604AE8F +S1138A30500FCD85BF3501002E3500002D81CD8A24 +S1138A400BCD89E1CD89A1CD8977CD8944CD8A0F1C +S1138A5020FBA610AE500FCC85BBA610AE500FCC99 +S1138A6085BFCD8DF73B000ABF083F0A201D5F413B +S1138A70B60A4172BB0008F6CD9506AE0080CD8FD4 +S1138A80E3A10027F6B60AAB01B70A5F41B60A4173 +S1138A9072BB00087D26D732000ACC8E9D2006AE1C +S1138AA00020CD91D0AE0080CD8FE3A10027F0CC83 +S1138AB080803F033F02CD8E34899089CD8DEDCDEA +S1138AC08DF2520C1E0D2705160D5F90FF1E131F0D +S1138AD001F65F97BF001E015C90BE0072A9FFF70C +S1138AE090A3000525E9A12027E5A12D2704A12BAA +S1138AF026066B041F012004A62B6B041E0FA30083 +S1138B00002E03CC8BDEA300012603CC8BDEA30056 +S1138B10252F03CC8BDE1E015C5CBF001E015C169E +S1138B200F90A300012F1790A30010263516019073 +S1138B30F6A130262DF6AA20A178262620191601A2 +S1138B4090F6A1302705AE000A2015F6AA20A178D8 +S1138B50260BAE00101F0FBE001F012005AE00083B +S1138B601F0F1E011F0720035C1F011E01F6A13009 +S1138B7027F65FBF0ABF081E011F052037CD90D816 +S1138B8009909FAE935B41B70041B0006B035F97C0 +S1138B90BF025FBF00CD8E2A1E13CD8DE2CD8ECFD6 +S1138BA0CD8EB5CD8CCFCD8E66CD8C8DCD8EF61E73 +S1138BB0015C1F011E01F6905F9097931CFFBFA3F9 +S1138BC0001A240472A900201E0FBF00AE935BCDCF +S1138BD094589093905D26A51E071301260F1E112D +S1138BE027031613FF5FBF02BF00CC8C7816051E47 +S1138BF00190BF0072B00000160F90D69380905F72 +S1138C00909790BF0072B00000A300002F51A30002 +S1138C10012E347B035F97BF065FBF04CD8EB5CDB5 +S1138C208CA8CD8ECFCD8EB5CD8DC2251A1E0FCD7D +S1138C308DE2CD8E2ACD8EA8CD8E66CD8D55CD906C +S1138C409D09CD8DC22718AE0022CF00281E0D2706 +S1138C5006160D5F5C90FF5F5ABF0ABF08200F7BAA +S1138C6004A12D2609CD8EB5CD8C7DCD8EF61E1199 +S1138C7027031601FFCD8EB55B14CC8E92BE005037 +S1138C8089BE0250BF028527015ABF0081AE00048D +S1138C90B603EB03B703B602E902B702B601E90172 +S1138CA0B701B600F9B70081AE0004B603E003B71C +S1138CB003B602E202B702B601E201B701B600F25E +S1138CC0B70081CD932889FEBF0485EE02BF06B6A6 +S1138CD000BE06429FB700B601BE05429FBB00B767 +S1138CE000B602BE04429FBB00B700B603BE0342F7 +S1138CF09FBB00B700B601BE06423F0172BB000035 +S1138D00BF00B602BE054272BB0000BF00B603BE80 +S1138D10044272BB0000BF00B602BE06423F0272AC +S1138D20BB0001BF0124023C00B603BE054272BB76 +S1138D300001BF0124023C00B603BE06423F037299 +S1138D40BB0002BF022405BE005CBF0081CD930EB0 +S1138D502003CD931BBE00261E90BE04260CBE022B +S1138D6090BE0665BF0290BF0681BF04450206455A +S1138D700307BF00BF0281A6203D00260DBE01BF30 +S1138D80004503023F033A03A0085F905F99201750 +S1138D90905959B304260390B306250B72B200060A +S1138DA024015A72B0000439033902390139004AE6 +S1138DB02ADEBF0490BF06BE0053BF00BE0253BFED +S1138DC00281BE00B3042604BE02B30681CD93071C +S1138DD0F6AE00004D270A680369026901794A2644 +S1138DE0F681BF025F3D022A0153BF008188A600BD +S1138DF0200F88A602200A88A608200588A60C2031 +S1138E0000887B02887B02891E061F045F97FE1F71 +S1138E1006858481891E05BF082007891E05BF0CAD +S1138E2020001E031F05855B028188A600200F8891 +S1138E30A604200A88A608200588A60C2000888994 +S1138E407B04887B04891E081F045F971F08FE1F8C +S1138E50061E085C5CFE1F08858481891E05BF0010 +S1138E601E07BF022021891E05BF041E07BF06205E +S1138E7016891E05BF081E07BF0A200B891E05BFE1 +S1138E800C1E07BF0E20001E031F07855B0481CD47 +S1138E908E7CCD8E7181CD8E1BCD8E7181CD8E1445 +S1138EA0814502004503018145040045050145064D +S1138EB00245070381450800450901450A02450B9F +S1138EC00381450C00450D01450E02450F03814504 +S1138ED0000445010545020645030781450804458C +S1138EE00905450A06450B0781450C04450D054552 +S1138EF00E06450F078145000845010945020A454C +S1138F00030B8145000C45010D45020E45030F81FD +S1138F108A84A4BF8886CD8E2ACD8E2FCD8A9DC704 +S1138F20002AC6002AA10A2703CC8FC9C6002B5FDA +S1138F30974FD700183500002B90AE9516AE001849 +S1138F40CD93EF5D260DAE94D7CD8A623501002C0A +S1138F50CC8FDC90AE9518AE0018CD93EF5D260C47 +S1138F60AE94DFCD8A623501002D207090AE951A43 +S1138F70AE0018CD93EF5D260BAE94E7CD8A62CD9B +S1138F808A5A205890AE951CAE0018CD93EF5D26FA +S1138F900BAE94EFCD8A62CD8A522040AE0005BF5D +S1138FA00090AE0010AE0018CD91615D262EAE008B +S1138FB002BF0090AE001EAE0026CD92D93500004F +S1138FC028CD9494CF00162013C6002B5F97C600BB +S1138FD02AD70018C6002BAB01C7002BCD8E66CD57 +S1138FE08E5B80CD8DF7BF084FBE08A30080274D50 +S1138FF0BE08A300402746BE08A30020273FBE08A2 +S1139000A300102738BE08A300082731BE08A30018 +S113901004272ABE08A300022723BE08A3000127B1 +S11390201CBE08A301012715BE08A30210270EAE1B +S1139030023DBF025FBF00AE919ACD8942BE08A334 +S113904002102612B609C45237A1002705A601CC86 +S11390508E9D4FCC8E9DBE08A301012612B609C475 +S11390605235A1002705A601CC8E9D4FCC8E9DB60E +S113907009C45230A1002705A601CC8E9D4FCC8E89 +S11390809D855C895AF65F975C5CBF009672BB0055 +S11390900089FEBF001E01EE02BF028581855C8946 +S11390A05AF65F975C5CBF049672BB000489FEBFEE +S11390B0041E01EE02BF068581855C895AF65F971E +S11390C089961C000472FB015B02908990BE00FF2C +S11390D090BE02EF02908581855C895AF65F97897C +S11390E0961C000472FB015B02908990BE08FF90FD +S11390F0BE0AEF029085818A84A4BF8886CD8E2A19 +S1139100CD8E2FC6002EA100271FCE00225CCF00DB +S113911022CE0022C3001625105FCF0022350000A6 +S11391202EA608AE500FCD85BBC6002FA100272563 +S1139130CE00245CCF0024CE0024C3001625165F85 +S1139140CF00243500002FA604AE500FCD85BBAE52 +S113915094B0CD8A62A601CD83B6CD8E66CD8E5BEA +S11391608090BF0220115C90BE02905C90BF029080 +S1139170BE00905A90BF0090BE00271C92C602B752 +S113918005F6B704B605B104270AF6B1055F240253 +S11391905A815C813D0426CE5F81453A5C53544D2F +S11391A0385C4C6F636B53746D3842465C4C4F4370 +S11391B04B5F53544D385F42465C6C69625C73721A +S11391C0635C73746D38735F75617274312E630000 +S11391D0CD8DF7BF08BE08A300202715BE08A30243 +S11391E010270EAE0288BF025FBF00AE919ACD89F0 +S11391F042BE08A30020260735DF5230CC8E9D7274 +S1139200195237CC8E9D453A5C53544D385C4C6FA3 +S1139210636B53746D3842465C4C4F434B5F5354FD +S11392204D385F42465C6C69625C7372635C737454 +S11392306D38735F657874692E6300453A5C5354E6 +S11392404D385C4C6F636B53746D3842465C4C4FC5 +S1139250434B5F53544D385F42465C6C69625C73A8 +S113926072635C73746D38735F6770696F2E63002B +S1139270453A5C53544D385C4C6F636B53746D3892 +S113928042465C4C4F434B5F53544D385F42465CFF +S11392906C69625C7372635C73746D38735F746958 +S11392A06D312E6300453A5C53544D385C4C6F630A +S11392B06B53746D3842465C4C4F434B5F53544D73 +S11392C0385F42465C6C69625C7372635C73746D94 +S11392D038735F636C6B2E6300BF0290BF04BE00E3 +S11392E0CD8EA1200E92C70090BE04905C90BF0466 +S11392F0CD94BB5D270E92C60426EA4F92C700CDDB +S113930094BB26F7BE02811E035C1F035A81160319 +S1139310931C0004511703CD9091811603931C00F4 +S113932004511703CD90AD811E031C00041F031DBF +S113933000048189FE9093855C5C905D271C89FE06 +S1139340BF00855C5C89FEBF02855C5C515A92D685 +S11393500092D7025A2AF75120D98130313233345E +S113936035363738396162636465666768696A6B84 +S11393706C6D6E6F707172737475767778797A002C +S113938000002115110E0D0C0B0B0A0A090909091D +S11393900908080808080808070707070707070750 +S11393A007070707078A84A4BF8886CD8E2ACD8E37 +S11393B02FA604AE500FCD85BFAE94C5CD8A6235BD +S11393C001002CCD8E66CD8E5B808A84A4BF8886F6 +S11393D0CD8E2ACD8E2FA608AE500FCD85BFAE946C +S11393E0CECD8A623501002DCD8E66CD8E5B802078 +S11393F0035C905C90F6B701F6B700B601B10026A5 +S1139400063D0026EC5F81F6B1015F24025A815CBF +S113941081942300180018000093330008951F005E +S113942010000089FE9093855C5C905D271289FE94 +S1139430BF00855C5C515A926F005A2AFA5120E3AE +S11394408190AE9411200A931C000290FE90FD902E +S11394509390A3942326F081909F20065C905A90C9 +S1139460BF0090BE002704F126F2815F81CD8DF705 +S11394705202BF08BE081F01965CA601CD951E20AE +S1139480F3AE03FF94CD950D5D2703CD9441CD8AB2 +S11394903ECC951090AE000A90BF00905FCD8AB28A +S11394A0BE02814D2704584A26FC815454545481E9 +S11394B0656E64206C6F636B310A0090BE00905C33 +S11394C090BF005A816F70656E5F310A0D006F7036 +S11394D0656E5F320A0D006F70656E5F310A006F52 +S11394E070656E5F320A006F70656E5F330A006FDD +S11394F070656E5F340A0048484EA4F0818985CDBA +S1139500946D01020408C7523181CC95135F5C81CC +S1139510CC94FD9D20FD3100320033003400817471 +S10A9520646F6F7200000686 +S9039481E7 diff --git a/LOCK_STM8_BF/user/Debug/Obj/EXT_INT_1PORT.pbd b/LOCK_STM8_BF/user/Debug/Obj/EXT_INT_1PORT.pbd new file mode 100644 index 0000000..5362a6a Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/EXT_INT_1PORT.pbd differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/EXT_INT_1PORT.pbd.browse b/LOCK_STM8_BF/user/Debug/Obj/EXT_INT_1PORT.pbd.browse new file mode 100644 index 0000000..5362a6a Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/EXT_INT_1PORT.pbd.browse differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/main.o b/LOCK_STM8_BF/user/Debug/Obj/main.o new file mode 100644 index 0000000..815edf7 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/main.o differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/main.pbi b/LOCK_STM8_BF/user/Debug/Obj/main.pbi new file mode 100644 index 0000000..8c839ae Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/main.pbi differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/main.pbi.cout b/LOCK_STM8_BF/user/Debug/Obj/main.pbi.cout new file mode 100644 index 0000000..7f6d26d --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Obj/main.pbi.cout @@ -0,0 +1,288 @@ +"E:\STM8\LockStm8BF\LOCK_STM8_BF\user\main.c" +-std=c99 +-ferror-limit=100 +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-D__CHAR_BITS__=8 +-D__CHAR_MAX__=0xff +-D__CHAR_MIN__=0 +-D__CHAR_SIZE__=1 +-D__UNSIGNED_CHAR_MAX__=0xff +-D__SIGNED_CHAR_MAX__=127 +-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) +-D__CHAR_ALIGN__=1 +-D__SHORT_SIZE__=2 +-D__UNSIGNED_SHORT_MAX__=0xffffU +-D__SIGNED_SHORT_MAX__=32767 +-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) +-D__SHORT_ALIGN__=1 +-D__INT_SIZE__=2 +-D__UNSIGNED_INT_MAX__=0xffffU +-D__SIGNED_INT_MAX__=32767 +-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1) +-D__INT_ALIGN__=1 +-D__LONG_SIZE__=4 +-D__UNSIGNED_LONG_MAX__=0xffffffffUL +-D__SIGNED_LONG_MAX__=2147483647L +-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1) +-D__LONG_ALIGN__=1 +-D__LONG_LONG_SIZE__=4 +-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffULL +-D__SIGNED_LONG_LONG_MAX__=2147483647LL +-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1) +-D__LONG_LONG_ALIGN__=1 +-D__INT8_T_TYPE__=signed char +-D__INT8_T_MAX__=127 +-D__INT8_T_MIN__=(-__INT8_T_MAX__-1) +-D__UINT8_T_TYPE__=unsigned char +-D__UINT8_T_MAX__=0xff +-D__INT8_SIZE_PREFIX__="hh" +-D__INT16_T_TYPE__=signed int +-D__INT16_T_MAX__=32767 +-D__INT16_T_MIN__=(-__INT16_T_MAX__-1) +-D__UINT16_T_TYPE__=unsigned int +-D__UINT16_T_MAX__=0xffffU +-D__INT16_SIZE_PREFIX__="" +-D__INT32_T_TYPE__=signed long int +-D__INT32_T_MAX__=2147483647L +-D__INT32_T_MIN__=(-__INT32_T_MAX__-1) +-D__UINT32_T_TYPE__=unsigned long int +-D__UINT32_T_MAX__=0xffffffffUL +-D__INT32_SIZE_PREFIX__="l" +-D__INT_LEAST8_T_TYPE__=signed char +-D__INT_LEAST8_T_MAX__=127 +-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1) +-D__UINT_LEAST8_T_TYPE__=unsigned char +-D__UINT_LEAST8_T_MAX__=0xff +-D__INT8_C_SUFFIX__= +-D__UINT8_C_SUFFIX__= +-D__INT_LEAST8_SIZE_PREFIX__="hh" +-D__INT_LEAST16_T_TYPE__=signed int +-D__INT_LEAST16_T_MAX__=32767 +-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1) +-D__UINT_LEAST16_T_TYPE__=unsigned int +-D__UINT_LEAST16_T_MAX__=0xffffU +-D__INT16_C_SUFFIX__= +-D__UINT16_C_SUFFIX__=U +-D__INT_LEAST16_SIZE_PREFIX__="" +-D__INT_LEAST32_T_TYPE__=signed long int +-D__INT_LEAST32_T_MAX__=2147483647L +-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1) +-D__UINT_LEAST32_T_TYPE__=unsigned long int +-D__UINT_LEAST32_T_MAX__=0xffffffffUL +-D__INT32_C_SUFFIX__=L +-D__UINT32_C_SUFFIX__=UL +-D__INT_LEAST32_SIZE_PREFIX__="l" +-D__INT_FAST8_T_TYPE__=signed char +-D__INT_FAST8_T_MAX__=127 +-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1) +-D__UINT_FAST8_T_TYPE__=unsigned char +-D__UINT_FAST8_T_MAX__=0xff +-D__INT_FAST8_SIZE_PREFIX__="hh" +-D__INT_FAST16_T_TYPE__=signed int +-D__INT_FAST16_T_MAX__=32767 +-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1) +-D__UINT_FAST16_T_TYPE__=unsigned int +-D__UINT_FAST16_T_MAX__=0xffffU +-D__INT_FAST16_SIZE_PREFIX__="" +-D__INT_FAST32_T_TYPE__=signed long int +-D__INT_FAST32_T_MAX__=2147483647L +-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1) +-D__UINT_FAST32_T_TYPE__=unsigned long int +-D__UINT_FAST32_T_MAX__=0xffffffffUL +-D__INT_FAST32_SIZE_PREFIX__="l" +-D__INTMAX_T_TYPE__=signed long int +-D__INTMAX_T_MAX__=2147483647L +-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1) +-D__UINTMAX_T_TYPE__=unsigned long int +-D__UINTMAX_T_MAX__=0xffffffffUL +-D__INTMAX_C_SUFFIX__=L +-D__UINTMAX_C_SUFFIX__=UL +-D__INTMAX_SIZE_PREFIX__="l" +-D__FLOAT_SIZE__=4 +-D__FLOAT_ALIGN__=1 +-D__DOUBLE_SIZE__=4 +-D__DOUBLE_ALIGN__=1 +-D__LONG_DOUBLE_SIZE__=4 +-D__LONG_DOUBLE_ALIGN__=1 +-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 +-D__SUBNORMAL_FLOATING_POINTS__=1 +-D__SIZE_T_TYPE__=unsigned short int +-D__SIZE_T_MAX__=0xffffU +-D__PTRDIFF_T_TYPE__=signed short int +-D__PTRDIFF_T_MAX__=32767 +-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) +-D__INTPTR_T_TYPE__=signed short int +-D__INTPTR_T_MAX__=32767 +-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) +-D__UINTPTR_T_TYPE__=unsigned short int +-D__UINTPTR_T_MAX__=0xffffU +-D__INTPTR_SIZE_PREFIX__="h" +-D__JMP_BUF_ELEMENT_TYPE__=unsigned char +-D__JMP_BUF_NUM_ELEMENTS__=28 +-D__TID__=0x3800 +-D__VER__=210 +-D__SUBVERSION__=1 +-D__BUILD_NUMBER__=148 +-D__IAR_SYSTEMS_ICC__=8 +-D__VA_STACK_DECREASING__=1 +-D__VA_STACK_ALIGN__=1 +-D__VA_STACK_ALIGN_EXTRA_BEFORE__=1 +-D__LITTLE_ENDIAN__=0 +-D__BOOL_TYPE__=unsigned char +-D__WCHAR_T_TYPE__=unsigned short int +-D__WCHAR_T_SIZE__=2 +-D__WCHAR_T_MAX__=0xffffU +-D__DEF_PTR_MEM__=__near +-D__CODE_MEM0__=__near_func +-D__CODE_MEM0_POINTER_OK__=1 +-D__CODE_MEM0_UNIQUE_POINTER__=1 +-D__CODE_MEM0_VAR_OK__=1 +-D__DATA_MEM0__=__tiny +-D__DATA_MEM0_POINTER_OK__=1 +-D__DATA_MEM0_UNIQUE_POINTER__=1 +-D__DATA_MEM0_VAR_OK__=1 +-D__DATA_MEM0_INTPTR_TYPE__=signed char +-D__DATA_MEM0_UINTPTR_TYPE__=unsigned char +-D__DATA_MEM0_INTPTR_SIZE_PREFIX__="hh" +-D__DATA_MEM0_MAX_SIZE__=0xff +-D__DATA_MEM1__=__near +-D__DATA_MEM1_POINTER_OK__=1 +-D__DATA_MEM1_UNIQUE_POINTER__=1 +-D__DATA_MEM1_VAR_OK__=1 +-D__DATA_MEM1_INDEX_TYPE__=short +-D__DATA_MEM1_SIZE_TYPE__=unsigned short +-D__DATA_MEM1_INTPTR_TYPE__=short int +-D__DATA_MEM1_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM1_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM1_MAX_SIZE__=0xffff +-D__DATA_MEM1_HEAP_SEGMENT__="HEAP" +-D__DATA_MEM1_PAGE_SIZE__=0 +-D__DATA_MEM1_HEAP__=1 +-D__DATA_MEM2__=__far +-D__DATA_MEM2_POINTER_OK__=1 +-D__DATA_MEM2_UNIQUE_POINTER__=1 +-D__DATA_MEM2_VAR_OK__=1 +-D__DATA_MEM2_INDEX_TYPE__=short +-D__DATA_MEM2_SIZE_TYPE__=unsigned short +-D__DATA_MEM2_INTPTR_TYPE__=long int +-D__DATA_MEM2_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM2_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM2_MAX_SIZE__=0xffff +-D__DATA_MEM3__=__huge +-D__DATA_MEM3_POINTER_OK__=1 +-D__DATA_MEM3_UNIQUE_POINTER__=1 +-D__DATA_MEM3_VAR_OK__=1 +-D__DATA_MEM3_INDEX_TYPE__=long +-D__DATA_MEM3_SIZE_TYPE__=unsigned long +-D__DATA_MEM3_INTPTR_TYPE__=long int +-D__DATA_MEM3_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM3_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM3_MAX_SIZE__=0xffffffff +-D__DATA_MEM4__=__eeprom +-D__DATA_MEM4_POINTER_OK__=1 +-D__DATA_MEM4_UNIQUE_POINTER__=1 +-D__DATA_MEM4_VAR_OK__=1 +-D__DATA_MEM4_INDEX_TYPE__=short +-D__DATA_MEM4_SIZE_TYPE__=unsigned short +-D__DATA_MEM4_INTPTR_TYPE__=short int +-D__DATA_MEM4_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM4_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM4_MAX_SIZE__=0xffff +-D__HEAP_MEM0__=1 +-D__MULTIPLE_HEAPS__=0 +-D__DEF_HEAP_MEM__=__near +-D__MULTIPLE_INHERITANCE__=1 +-D_RTSL_COMPARE_T=unsigned char +-D__CODE_MODEL__=__SMALL_CODE_MODEL__ +-D__CORE__=__STM8__ +-D__DATA_MODEL__=__MEDIUM_DATA_MODEL__ +-D__ICCSTM8__=1 +-D__LARGE_CODE_MODEL__=3 +-D__LARGE_DATA_MODEL__=3 +-D__MEDIUM_CODE_MODEL__=2 +-D__MEDIUM_DATA_MODEL__=2 +-D__SMALL_CODE_MODEL__=1 +-D__SMALL_DATA_MODEL__=1 +-D__STM8__=1 +-D__PLAIN_INT_BITFIELD_IS_SIGNED__=1 +-D__HAS_WEAK__=1 +-D__HAS_LOCATED_DECLARATION__=1 +-D__HAS_LOCATED_WITH_INIT__=1 +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 30 2022" +-D__TIME__="16:33:16" +-D__STDC__=1 +-D__STDC_VERSION__=199901L +-D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 +-D__EDG_IA64_ABI=1 +-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 +-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 +-D__EDG_TYPE_TRAITS_ENABLED=1 +-D__EDG__=1 +-D__EDG_VERSION__=409 +-D__EDG_SIZE_TYPE__=unsigned short +-D__EDG_PTRDIFF_TYPE__=short +-D__EDG_DELTA_TYPE=short +-D__EDG_IA64_VTABLE_ENTRY_TYPE=short +-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short +-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1 +-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1 +-D__EDG_ABI_COMPATIBILITY_VERSION=9999 +-D__EDG_ABI_CHANGES_FOR_RTTI=1 +-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1 +-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1 +-D__EDG_BSD=0 +-D__EDG_SYSV=0 +-D__EDG_ANSIC=1 +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" +-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) +-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 ) +-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_MEMORY_LIST3__(_P1, _P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 ) +-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_PTR_MEMORY_LIST3__(_P1, _P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 ) +-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_PTR_MEMORY_LIST3__(_P1, _P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 ) +-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__VAR_MEMORY_LIST3__(_P1, _P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 ) +-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 ) +-D__HEAP_MEMORY_LIST3__(_P1, _P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 ) +-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 ) +-D__TOPM_DATA_MEMORY_LIST1__()= +-D__TOPM_DATA_MEMORY_LIST2__(_P1)= +-D__TOPM_DATA_MEMORY_LIST3__(_P1, _P2)= +-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 ) +-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__TOPP_DATA_MEMORY_LIST3__(_P1, _P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__DATA_MEM0_SIZE_TYPE__=unsigned int +-D__DATA_MEM0_INDEX_TYPE__=signed int diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_beep.o b/LOCK_STM8_BF/user/Debug/Obj/stm8s_beep.o new file mode 100644 index 0000000..c05bd02 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_beep.o differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_beep.pbi b/LOCK_STM8_BF/user/Debug/Obj/stm8s_beep.pbi new file mode 100644 index 0000000..25c4342 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_beep.pbi differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_beep.pbi.cout b/LOCK_STM8_BF/user/Debug/Obj/stm8s_beep.pbi.cout new file mode 100644 index 0000000..087fef4 --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Obj/stm8s_beep.pbi.cout @@ -0,0 +1,288 @@ +"E:\STM8\LockStm8BF\LOCK_STM8_BF\lib\src\stm8s_beep.c" +-std=c99 +-ferror-limit=100 +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-D__CHAR_BITS__=8 +-D__CHAR_MAX__=0xff +-D__CHAR_MIN__=0 +-D__CHAR_SIZE__=1 +-D__UNSIGNED_CHAR_MAX__=0xff +-D__SIGNED_CHAR_MAX__=127 +-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) +-D__CHAR_ALIGN__=1 +-D__SHORT_SIZE__=2 +-D__UNSIGNED_SHORT_MAX__=0xffffU +-D__SIGNED_SHORT_MAX__=32767 +-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) +-D__SHORT_ALIGN__=1 +-D__INT_SIZE__=2 +-D__UNSIGNED_INT_MAX__=0xffffU +-D__SIGNED_INT_MAX__=32767 +-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1) +-D__INT_ALIGN__=1 +-D__LONG_SIZE__=4 +-D__UNSIGNED_LONG_MAX__=0xffffffffUL +-D__SIGNED_LONG_MAX__=2147483647L +-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1) +-D__LONG_ALIGN__=1 +-D__LONG_LONG_SIZE__=4 +-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffULL +-D__SIGNED_LONG_LONG_MAX__=2147483647LL +-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1) +-D__LONG_LONG_ALIGN__=1 +-D__INT8_T_TYPE__=signed char +-D__INT8_T_MAX__=127 +-D__INT8_T_MIN__=(-__INT8_T_MAX__-1) +-D__UINT8_T_TYPE__=unsigned char +-D__UINT8_T_MAX__=0xff +-D__INT8_SIZE_PREFIX__="hh" +-D__INT16_T_TYPE__=signed int +-D__INT16_T_MAX__=32767 +-D__INT16_T_MIN__=(-__INT16_T_MAX__-1) +-D__UINT16_T_TYPE__=unsigned int +-D__UINT16_T_MAX__=0xffffU +-D__INT16_SIZE_PREFIX__="" +-D__INT32_T_TYPE__=signed long int +-D__INT32_T_MAX__=2147483647L +-D__INT32_T_MIN__=(-__INT32_T_MAX__-1) +-D__UINT32_T_TYPE__=unsigned long int +-D__UINT32_T_MAX__=0xffffffffUL +-D__INT32_SIZE_PREFIX__="l" +-D__INT_LEAST8_T_TYPE__=signed char +-D__INT_LEAST8_T_MAX__=127 +-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1) +-D__UINT_LEAST8_T_TYPE__=unsigned char +-D__UINT_LEAST8_T_MAX__=0xff +-D__INT8_C_SUFFIX__= +-D__UINT8_C_SUFFIX__= +-D__INT_LEAST8_SIZE_PREFIX__="hh" +-D__INT_LEAST16_T_TYPE__=signed int +-D__INT_LEAST16_T_MAX__=32767 +-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1) +-D__UINT_LEAST16_T_TYPE__=unsigned int +-D__UINT_LEAST16_T_MAX__=0xffffU +-D__INT16_C_SUFFIX__= +-D__UINT16_C_SUFFIX__=U +-D__INT_LEAST16_SIZE_PREFIX__="" +-D__INT_LEAST32_T_TYPE__=signed long int +-D__INT_LEAST32_T_MAX__=2147483647L +-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1) +-D__UINT_LEAST32_T_TYPE__=unsigned long int +-D__UINT_LEAST32_T_MAX__=0xffffffffUL +-D__INT32_C_SUFFIX__=L +-D__UINT32_C_SUFFIX__=UL +-D__INT_LEAST32_SIZE_PREFIX__="l" +-D__INT_FAST8_T_TYPE__=signed char +-D__INT_FAST8_T_MAX__=127 +-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1) +-D__UINT_FAST8_T_TYPE__=unsigned char +-D__UINT_FAST8_T_MAX__=0xff +-D__INT_FAST8_SIZE_PREFIX__="hh" +-D__INT_FAST16_T_TYPE__=signed int +-D__INT_FAST16_T_MAX__=32767 +-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1) +-D__UINT_FAST16_T_TYPE__=unsigned int +-D__UINT_FAST16_T_MAX__=0xffffU +-D__INT_FAST16_SIZE_PREFIX__="" +-D__INT_FAST32_T_TYPE__=signed long int +-D__INT_FAST32_T_MAX__=2147483647L +-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1) +-D__UINT_FAST32_T_TYPE__=unsigned long int +-D__UINT_FAST32_T_MAX__=0xffffffffUL +-D__INT_FAST32_SIZE_PREFIX__="l" +-D__INTMAX_T_TYPE__=signed long int +-D__INTMAX_T_MAX__=2147483647L +-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1) +-D__UINTMAX_T_TYPE__=unsigned long int +-D__UINTMAX_T_MAX__=0xffffffffUL +-D__INTMAX_C_SUFFIX__=L +-D__UINTMAX_C_SUFFIX__=UL +-D__INTMAX_SIZE_PREFIX__="l" +-D__FLOAT_SIZE__=4 +-D__FLOAT_ALIGN__=1 +-D__DOUBLE_SIZE__=4 +-D__DOUBLE_ALIGN__=1 +-D__LONG_DOUBLE_SIZE__=4 +-D__LONG_DOUBLE_ALIGN__=1 +-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 +-D__SUBNORMAL_FLOATING_POINTS__=1 +-D__SIZE_T_TYPE__=unsigned short int +-D__SIZE_T_MAX__=0xffffU +-D__PTRDIFF_T_TYPE__=signed short int +-D__PTRDIFF_T_MAX__=32767 +-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) +-D__INTPTR_T_TYPE__=signed short int +-D__INTPTR_T_MAX__=32767 +-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) +-D__UINTPTR_T_TYPE__=unsigned short int +-D__UINTPTR_T_MAX__=0xffffU +-D__INTPTR_SIZE_PREFIX__="h" +-D__JMP_BUF_ELEMENT_TYPE__=unsigned char +-D__JMP_BUF_NUM_ELEMENTS__=28 +-D__TID__=0x3800 +-D__VER__=210 +-D__SUBVERSION__=1 +-D__BUILD_NUMBER__=148 +-D__IAR_SYSTEMS_ICC__=8 +-D__VA_STACK_DECREASING__=1 +-D__VA_STACK_ALIGN__=1 +-D__VA_STACK_ALIGN_EXTRA_BEFORE__=1 +-D__LITTLE_ENDIAN__=0 +-D__BOOL_TYPE__=unsigned char +-D__WCHAR_T_TYPE__=unsigned short int +-D__WCHAR_T_SIZE__=2 +-D__WCHAR_T_MAX__=0xffffU +-D__DEF_PTR_MEM__=__near +-D__CODE_MEM0__=__near_func +-D__CODE_MEM0_POINTER_OK__=1 +-D__CODE_MEM0_UNIQUE_POINTER__=1 +-D__CODE_MEM0_VAR_OK__=1 +-D__DATA_MEM0__=__tiny +-D__DATA_MEM0_POINTER_OK__=1 +-D__DATA_MEM0_UNIQUE_POINTER__=1 +-D__DATA_MEM0_VAR_OK__=1 +-D__DATA_MEM0_INTPTR_TYPE__=signed char +-D__DATA_MEM0_UINTPTR_TYPE__=unsigned char +-D__DATA_MEM0_INTPTR_SIZE_PREFIX__="hh" +-D__DATA_MEM0_MAX_SIZE__=0xff +-D__DATA_MEM1__=__near +-D__DATA_MEM1_POINTER_OK__=1 +-D__DATA_MEM1_UNIQUE_POINTER__=1 +-D__DATA_MEM1_VAR_OK__=1 +-D__DATA_MEM1_INDEX_TYPE__=short +-D__DATA_MEM1_SIZE_TYPE__=unsigned short +-D__DATA_MEM1_INTPTR_TYPE__=short int +-D__DATA_MEM1_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM1_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM1_MAX_SIZE__=0xffff +-D__DATA_MEM1_HEAP_SEGMENT__="HEAP" +-D__DATA_MEM1_PAGE_SIZE__=0 +-D__DATA_MEM1_HEAP__=1 +-D__DATA_MEM2__=__far +-D__DATA_MEM2_POINTER_OK__=1 +-D__DATA_MEM2_UNIQUE_POINTER__=1 +-D__DATA_MEM2_VAR_OK__=1 +-D__DATA_MEM2_INDEX_TYPE__=short +-D__DATA_MEM2_SIZE_TYPE__=unsigned short +-D__DATA_MEM2_INTPTR_TYPE__=long int +-D__DATA_MEM2_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM2_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM2_MAX_SIZE__=0xffff +-D__DATA_MEM3__=__huge +-D__DATA_MEM3_POINTER_OK__=1 +-D__DATA_MEM3_UNIQUE_POINTER__=1 +-D__DATA_MEM3_VAR_OK__=1 +-D__DATA_MEM3_INDEX_TYPE__=long +-D__DATA_MEM3_SIZE_TYPE__=unsigned long +-D__DATA_MEM3_INTPTR_TYPE__=long int +-D__DATA_MEM3_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM3_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM3_MAX_SIZE__=0xffffffff +-D__DATA_MEM4__=__eeprom +-D__DATA_MEM4_POINTER_OK__=1 +-D__DATA_MEM4_UNIQUE_POINTER__=1 +-D__DATA_MEM4_VAR_OK__=1 +-D__DATA_MEM4_INDEX_TYPE__=short +-D__DATA_MEM4_SIZE_TYPE__=unsigned short +-D__DATA_MEM4_INTPTR_TYPE__=short int +-D__DATA_MEM4_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM4_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM4_MAX_SIZE__=0xffff +-D__HEAP_MEM0__=1 +-D__MULTIPLE_HEAPS__=0 +-D__DEF_HEAP_MEM__=__near +-D__MULTIPLE_INHERITANCE__=1 +-D_RTSL_COMPARE_T=unsigned char +-D__CODE_MODEL__=__SMALL_CODE_MODEL__ +-D__CORE__=__STM8__ +-D__DATA_MODEL__=__MEDIUM_DATA_MODEL__ +-D__ICCSTM8__=1 +-D__LARGE_CODE_MODEL__=3 +-D__LARGE_DATA_MODEL__=3 +-D__MEDIUM_CODE_MODEL__=2 +-D__MEDIUM_DATA_MODEL__=2 +-D__SMALL_CODE_MODEL__=1 +-D__SMALL_DATA_MODEL__=1 +-D__STM8__=1 +-D__PLAIN_INT_BITFIELD_IS_SIGNED__=1 +-D__HAS_WEAK__=1 +-D__HAS_LOCATED_DECLARATION__=1 +-D__HAS_LOCATED_WITH_INIT__=1 +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 30 2022" +-D__TIME__="16:31:11" +-D__STDC__=1 +-D__STDC_VERSION__=199901L +-D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 +-D__EDG_IA64_ABI=1 +-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 +-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 +-D__EDG_TYPE_TRAITS_ENABLED=1 +-D__EDG__=1 +-D__EDG_VERSION__=409 +-D__EDG_SIZE_TYPE__=unsigned short +-D__EDG_PTRDIFF_TYPE__=short +-D__EDG_DELTA_TYPE=short +-D__EDG_IA64_VTABLE_ENTRY_TYPE=short +-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short +-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1 +-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1 +-D__EDG_ABI_COMPATIBILITY_VERSION=9999 +-D__EDG_ABI_CHANGES_FOR_RTTI=1 +-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1 +-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1 +-D__EDG_BSD=0 +-D__EDG_SYSV=0 +-D__EDG_ANSIC=1 +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" +-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) +-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 ) +-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_MEMORY_LIST3__(_P1, _P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 ) +-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_PTR_MEMORY_LIST3__(_P1, _P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 ) +-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_PTR_MEMORY_LIST3__(_P1, _P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 ) +-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__VAR_MEMORY_LIST3__(_P1, _P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 ) +-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 ) +-D__HEAP_MEMORY_LIST3__(_P1, _P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 ) +-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 ) +-D__TOPM_DATA_MEMORY_LIST1__()= +-D__TOPM_DATA_MEMORY_LIST2__(_P1)= +-D__TOPM_DATA_MEMORY_LIST3__(_P1, _P2)= +-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 ) +-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__TOPP_DATA_MEMORY_LIST3__(_P1, _P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__DATA_MEM0_SIZE_TYPE__=unsigned int +-D__DATA_MEM0_INDEX_TYPE__=signed int diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_clk.o b/LOCK_STM8_BF/user/Debug/Obj/stm8s_clk.o new file mode 100644 index 0000000..c05bd02 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_clk.o differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_clk.pbi b/LOCK_STM8_BF/user/Debug/Obj/stm8s_clk.pbi new file mode 100644 index 0000000..4a7fb55 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_clk.pbi differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_clk.pbi.cout b/LOCK_STM8_BF/user/Debug/Obj/stm8s_clk.pbi.cout new file mode 100644 index 0000000..4c2efa0 --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Obj/stm8s_clk.pbi.cout @@ -0,0 +1,288 @@ +"E:\STM8\LockStm8BF\LOCK_STM8_BF\lib\src\stm8s_clk.c" +-std=c99 +-ferror-limit=100 +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-D__CHAR_BITS__=8 +-D__CHAR_MAX__=0xff +-D__CHAR_MIN__=0 +-D__CHAR_SIZE__=1 +-D__UNSIGNED_CHAR_MAX__=0xff +-D__SIGNED_CHAR_MAX__=127 +-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) +-D__CHAR_ALIGN__=1 +-D__SHORT_SIZE__=2 +-D__UNSIGNED_SHORT_MAX__=0xffffU +-D__SIGNED_SHORT_MAX__=32767 +-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) +-D__SHORT_ALIGN__=1 +-D__INT_SIZE__=2 +-D__UNSIGNED_INT_MAX__=0xffffU +-D__SIGNED_INT_MAX__=32767 +-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1) +-D__INT_ALIGN__=1 +-D__LONG_SIZE__=4 +-D__UNSIGNED_LONG_MAX__=0xffffffffUL +-D__SIGNED_LONG_MAX__=2147483647L +-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1) +-D__LONG_ALIGN__=1 +-D__LONG_LONG_SIZE__=4 +-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffULL +-D__SIGNED_LONG_LONG_MAX__=2147483647LL +-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1) +-D__LONG_LONG_ALIGN__=1 +-D__INT8_T_TYPE__=signed char +-D__INT8_T_MAX__=127 +-D__INT8_T_MIN__=(-__INT8_T_MAX__-1) +-D__UINT8_T_TYPE__=unsigned char +-D__UINT8_T_MAX__=0xff +-D__INT8_SIZE_PREFIX__="hh" +-D__INT16_T_TYPE__=signed int +-D__INT16_T_MAX__=32767 +-D__INT16_T_MIN__=(-__INT16_T_MAX__-1) +-D__UINT16_T_TYPE__=unsigned int +-D__UINT16_T_MAX__=0xffffU +-D__INT16_SIZE_PREFIX__="" +-D__INT32_T_TYPE__=signed long int +-D__INT32_T_MAX__=2147483647L +-D__INT32_T_MIN__=(-__INT32_T_MAX__-1) +-D__UINT32_T_TYPE__=unsigned long int +-D__UINT32_T_MAX__=0xffffffffUL +-D__INT32_SIZE_PREFIX__="l" +-D__INT_LEAST8_T_TYPE__=signed char +-D__INT_LEAST8_T_MAX__=127 +-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1) +-D__UINT_LEAST8_T_TYPE__=unsigned char +-D__UINT_LEAST8_T_MAX__=0xff +-D__INT8_C_SUFFIX__= +-D__UINT8_C_SUFFIX__= +-D__INT_LEAST8_SIZE_PREFIX__="hh" +-D__INT_LEAST16_T_TYPE__=signed int +-D__INT_LEAST16_T_MAX__=32767 +-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1) +-D__UINT_LEAST16_T_TYPE__=unsigned int +-D__UINT_LEAST16_T_MAX__=0xffffU +-D__INT16_C_SUFFIX__= +-D__UINT16_C_SUFFIX__=U +-D__INT_LEAST16_SIZE_PREFIX__="" +-D__INT_LEAST32_T_TYPE__=signed long int +-D__INT_LEAST32_T_MAX__=2147483647L +-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1) +-D__UINT_LEAST32_T_TYPE__=unsigned long int +-D__UINT_LEAST32_T_MAX__=0xffffffffUL +-D__INT32_C_SUFFIX__=L +-D__UINT32_C_SUFFIX__=UL +-D__INT_LEAST32_SIZE_PREFIX__="l" +-D__INT_FAST8_T_TYPE__=signed char +-D__INT_FAST8_T_MAX__=127 +-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1) +-D__UINT_FAST8_T_TYPE__=unsigned char +-D__UINT_FAST8_T_MAX__=0xff +-D__INT_FAST8_SIZE_PREFIX__="hh" +-D__INT_FAST16_T_TYPE__=signed int +-D__INT_FAST16_T_MAX__=32767 +-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1) +-D__UINT_FAST16_T_TYPE__=unsigned int +-D__UINT_FAST16_T_MAX__=0xffffU +-D__INT_FAST16_SIZE_PREFIX__="" +-D__INT_FAST32_T_TYPE__=signed long int +-D__INT_FAST32_T_MAX__=2147483647L +-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1) +-D__UINT_FAST32_T_TYPE__=unsigned long int +-D__UINT_FAST32_T_MAX__=0xffffffffUL +-D__INT_FAST32_SIZE_PREFIX__="l" +-D__INTMAX_T_TYPE__=signed long int +-D__INTMAX_T_MAX__=2147483647L +-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1) +-D__UINTMAX_T_TYPE__=unsigned long int +-D__UINTMAX_T_MAX__=0xffffffffUL +-D__INTMAX_C_SUFFIX__=L +-D__UINTMAX_C_SUFFIX__=UL +-D__INTMAX_SIZE_PREFIX__="l" +-D__FLOAT_SIZE__=4 +-D__FLOAT_ALIGN__=1 +-D__DOUBLE_SIZE__=4 +-D__DOUBLE_ALIGN__=1 +-D__LONG_DOUBLE_SIZE__=4 +-D__LONG_DOUBLE_ALIGN__=1 +-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 +-D__SUBNORMAL_FLOATING_POINTS__=1 +-D__SIZE_T_TYPE__=unsigned short int +-D__SIZE_T_MAX__=0xffffU +-D__PTRDIFF_T_TYPE__=signed short int +-D__PTRDIFF_T_MAX__=32767 +-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) +-D__INTPTR_T_TYPE__=signed short int +-D__INTPTR_T_MAX__=32767 +-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) +-D__UINTPTR_T_TYPE__=unsigned short int +-D__UINTPTR_T_MAX__=0xffffU +-D__INTPTR_SIZE_PREFIX__="h" +-D__JMP_BUF_ELEMENT_TYPE__=unsigned char +-D__JMP_BUF_NUM_ELEMENTS__=28 +-D__TID__=0x3800 +-D__VER__=210 +-D__SUBVERSION__=1 +-D__BUILD_NUMBER__=148 +-D__IAR_SYSTEMS_ICC__=8 +-D__VA_STACK_DECREASING__=1 +-D__VA_STACK_ALIGN__=1 +-D__VA_STACK_ALIGN_EXTRA_BEFORE__=1 +-D__LITTLE_ENDIAN__=0 +-D__BOOL_TYPE__=unsigned char +-D__WCHAR_T_TYPE__=unsigned short int +-D__WCHAR_T_SIZE__=2 +-D__WCHAR_T_MAX__=0xffffU +-D__DEF_PTR_MEM__=__near +-D__CODE_MEM0__=__near_func +-D__CODE_MEM0_POINTER_OK__=1 +-D__CODE_MEM0_UNIQUE_POINTER__=1 +-D__CODE_MEM0_VAR_OK__=1 +-D__DATA_MEM0__=__tiny +-D__DATA_MEM0_POINTER_OK__=1 +-D__DATA_MEM0_UNIQUE_POINTER__=1 +-D__DATA_MEM0_VAR_OK__=1 +-D__DATA_MEM0_INTPTR_TYPE__=signed char +-D__DATA_MEM0_UINTPTR_TYPE__=unsigned char +-D__DATA_MEM0_INTPTR_SIZE_PREFIX__="hh" +-D__DATA_MEM0_MAX_SIZE__=0xff +-D__DATA_MEM1__=__near +-D__DATA_MEM1_POINTER_OK__=1 +-D__DATA_MEM1_UNIQUE_POINTER__=1 +-D__DATA_MEM1_VAR_OK__=1 +-D__DATA_MEM1_INDEX_TYPE__=short +-D__DATA_MEM1_SIZE_TYPE__=unsigned short +-D__DATA_MEM1_INTPTR_TYPE__=short int +-D__DATA_MEM1_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM1_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM1_MAX_SIZE__=0xffff +-D__DATA_MEM1_HEAP_SEGMENT__="HEAP" +-D__DATA_MEM1_PAGE_SIZE__=0 +-D__DATA_MEM1_HEAP__=1 +-D__DATA_MEM2__=__far +-D__DATA_MEM2_POINTER_OK__=1 +-D__DATA_MEM2_UNIQUE_POINTER__=1 +-D__DATA_MEM2_VAR_OK__=1 +-D__DATA_MEM2_INDEX_TYPE__=short +-D__DATA_MEM2_SIZE_TYPE__=unsigned short +-D__DATA_MEM2_INTPTR_TYPE__=long int +-D__DATA_MEM2_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM2_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM2_MAX_SIZE__=0xffff +-D__DATA_MEM3__=__huge +-D__DATA_MEM3_POINTER_OK__=1 +-D__DATA_MEM3_UNIQUE_POINTER__=1 +-D__DATA_MEM3_VAR_OK__=1 +-D__DATA_MEM3_INDEX_TYPE__=long +-D__DATA_MEM3_SIZE_TYPE__=unsigned long +-D__DATA_MEM3_INTPTR_TYPE__=long int +-D__DATA_MEM3_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM3_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM3_MAX_SIZE__=0xffffffff +-D__DATA_MEM4__=__eeprom +-D__DATA_MEM4_POINTER_OK__=1 +-D__DATA_MEM4_UNIQUE_POINTER__=1 +-D__DATA_MEM4_VAR_OK__=1 +-D__DATA_MEM4_INDEX_TYPE__=short +-D__DATA_MEM4_SIZE_TYPE__=unsigned short +-D__DATA_MEM4_INTPTR_TYPE__=short int +-D__DATA_MEM4_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM4_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM4_MAX_SIZE__=0xffff +-D__HEAP_MEM0__=1 +-D__MULTIPLE_HEAPS__=0 +-D__DEF_HEAP_MEM__=__near +-D__MULTIPLE_INHERITANCE__=1 +-D_RTSL_COMPARE_T=unsigned char +-D__CODE_MODEL__=__SMALL_CODE_MODEL__ +-D__CORE__=__STM8__ +-D__DATA_MODEL__=__MEDIUM_DATA_MODEL__ +-D__ICCSTM8__=1 +-D__LARGE_CODE_MODEL__=3 +-D__LARGE_DATA_MODEL__=3 +-D__MEDIUM_CODE_MODEL__=2 +-D__MEDIUM_DATA_MODEL__=2 +-D__SMALL_CODE_MODEL__=1 +-D__SMALL_DATA_MODEL__=1 +-D__STM8__=1 +-D__PLAIN_INT_BITFIELD_IS_SIGNED__=1 +-D__HAS_WEAK__=1 +-D__HAS_LOCATED_DECLARATION__=1 +-D__HAS_LOCATED_WITH_INIT__=1 +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 30 2022" +-D__TIME__="16:30:56" +-D__STDC__=1 +-D__STDC_VERSION__=199901L +-D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 +-D__EDG_IA64_ABI=1 +-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 +-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 +-D__EDG_TYPE_TRAITS_ENABLED=1 +-D__EDG__=1 +-D__EDG_VERSION__=409 +-D__EDG_SIZE_TYPE__=unsigned short +-D__EDG_PTRDIFF_TYPE__=short +-D__EDG_DELTA_TYPE=short +-D__EDG_IA64_VTABLE_ENTRY_TYPE=short +-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short +-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1 +-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1 +-D__EDG_ABI_COMPATIBILITY_VERSION=9999 +-D__EDG_ABI_CHANGES_FOR_RTTI=1 +-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1 +-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1 +-D__EDG_BSD=0 +-D__EDG_SYSV=0 +-D__EDG_ANSIC=1 +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" +-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) +-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 ) +-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_MEMORY_LIST3__(_P1, _P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 ) +-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_PTR_MEMORY_LIST3__(_P1, _P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 ) +-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_PTR_MEMORY_LIST3__(_P1, _P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 ) +-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__VAR_MEMORY_LIST3__(_P1, _P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 ) +-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 ) +-D__HEAP_MEMORY_LIST3__(_P1, _P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 ) +-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 ) +-D__TOPM_DATA_MEMORY_LIST1__()= +-D__TOPM_DATA_MEMORY_LIST2__(_P1)= +-D__TOPM_DATA_MEMORY_LIST3__(_P1, _P2)= +-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 ) +-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__TOPP_DATA_MEMORY_LIST3__(_P1, _P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__DATA_MEM0_SIZE_TYPE__=unsigned int +-D__DATA_MEM0_INDEX_TYPE__=signed int diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_exti.o b/LOCK_STM8_BF/user/Debug/Obj/stm8s_exti.o new file mode 100644 index 0000000..c05bd02 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_exti.o differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_exti.pbi b/LOCK_STM8_BF/user/Debug/Obj/stm8s_exti.pbi new file mode 100644 index 0000000..6b7a0ea Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_exti.pbi differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_exti.pbi.cout b/LOCK_STM8_BF/user/Debug/Obj/stm8s_exti.pbi.cout new file mode 100644 index 0000000..56ab8c1 --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Obj/stm8s_exti.pbi.cout @@ -0,0 +1,288 @@ +"E:\STM8\LockStm8BF\LOCK_STM8_BF\lib\src\stm8s_exti.c" +-std=c99 +-ferror-limit=100 +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-D__CHAR_BITS__=8 +-D__CHAR_MAX__=0xff +-D__CHAR_MIN__=0 +-D__CHAR_SIZE__=1 +-D__UNSIGNED_CHAR_MAX__=0xff +-D__SIGNED_CHAR_MAX__=127 +-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) +-D__CHAR_ALIGN__=1 +-D__SHORT_SIZE__=2 +-D__UNSIGNED_SHORT_MAX__=0xffffU +-D__SIGNED_SHORT_MAX__=32767 +-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) +-D__SHORT_ALIGN__=1 +-D__INT_SIZE__=2 +-D__UNSIGNED_INT_MAX__=0xffffU +-D__SIGNED_INT_MAX__=32767 +-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1) +-D__INT_ALIGN__=1 +-D__LONG_SIZE__=4 +-D__UNSIGNED_LONG_MAX__=0xffffffffUL +-D__SIGNED_LONG_MAX__=2147483647L +-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1) +-D__LONG_ALIGN__=1 +-D__LONG_LONG_SIZE__=4 +-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffULL +-D__SIGNED_LONG_LONG_MAX__=2147483647LL +-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1) +-D__LONG_LONG_ALIGN__=1 +-D__INT8_T_TYPE__=signed char +-D__INT8_T_MAX__=127 +-D__INT8_T_MIN__=(-__INT8_T_MAX__-1) +-D__UINT8_T_TYPE__=unsigned char +-D__UINT8_T_MAX__=0xff +-D__INT8_SIZE_PREFIX__="hh" +-D__INT16_T_TYPE__=signed int +-D__INT16_T_MAX__=32767 +-D__INT16_T_MIN__=(-__INT16_T_MAX__-1) +-D__UINT16_T_TYPE__=unsigned int +-D__UINT16_T_MAX__=0xffffU +-D__INT16_SIZE_PREFIX__="" +-D__INT32_T_TYPE__=signed long int +-D__INT32_T_MAX__=2147483647L +-D__INT32_T_MIN__=(-__INT32_T_MAX__-1) +-D__UINT32_T_TYPE__=unsigned long int +-D__UINT32_T_MAX__=0xffffffffUL +-D__INT32_SIZE_PREFIX__="l" +-D__INT_LEAST8_T_TYPE__=signed char +-D__INT_LEAST8_T_MAX__=127 +-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1) +-D__UINT_LEAST8_T_TYPE__=unsigned char +-D__UINT_LEAST8_T_MAX__=0xff +-D__INT8_C_SUFFIX__= +-D__UINT8_C_SUFFIX__= +-D__INT_LEAST8_SIZE_PREFIX__="hh" +-D__INT_LEAST16_T_TYPE__=signed int +-D__INT_LEAST16_T_MAX__=32767 +-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1) +-D__UINT_LEAST16_T_TYPE__=unsigned int +-D__UINT_LEAST16_T_MAX__=0xffffU +-D__INT16_C_SUFFIX__= +-D__UINT16_C_SUFFIX__=U +-D__INT_LEAST16_SIZE_PREFIX__="" +-D__INT_LEAST32_T_TYPE__=signed long int +-D__INT_LEAST32_T_MAX__=2147483647L +-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1) +-D__UINT_LEAST32_T_TYPE__=unsigned long int +-D__UINT_LEAST32_T_MAX__=0xffffffffUL +-D__INT32_C_SUFFIX__=L +-D__UINT32_C_SUFFIX__=UL +-D__INT_LEAST32_SIZE_PREFIX__="l" +-D__INT_FAST8_T_TYPE__=signed char +-D__INT_FAST8_T_MAX__=127 +-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1) +-D__UINT_FAST8_T_TYPE__=unsigned char +-D__UINT_FAST8_T_MAX__=0xff +-D__INT_FAST8_SIZE_PREFIX__="hh" +-D__INT_FAST16_T_TYPE__=signed int +-D__INT_FAST16_T_MAX__=32767 +-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1) +-D__UINT_FAST16_T_TYPE__=unsigned int +-D__UINT_FAST16_T_MAX__=0xffffU +-D__INT_FAST16_SIZE_PREFIX__="" +-D__INT_FAST32_T_TYPE__=signed long int +-D__INT_FAST32_T_MAX__=2147483647L +-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1) +-D__UINT_FAST32_T_TYPE__=unsigned long int +-D__UINT_FAST32_T_MAX__=0xffffffffUL +-D__INT_FAST32_SIZE_PREFIX__="l" +-D__INTMAX_T_TYPE__=signed long int +-D__INTMAX_T_MAX__=2147483647L +-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1) +-D__UINTMAX_T_TYPE__=unsigned long int +-D__UINTMAX_T_MAX__=0xffffffffUL +-D__INTMAX_C_SUFFIX__=L +-D__UINTMAX_C_SUFFIX__=UL +-D__INTMAX_SIZE_PREFIX__="l" +-D__FLOAT_SIZE__=4 +-D__FLOAT_ALIGN__=1 +-D__DOUBLE_SIZE__=4 +-D__DOUBLE_ALIGN__=1 +-D__LONG_DOUBLE_SIZE__=4 +-D__LONG_DOUBLE_ALIGN__=1 +-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 +-D__SUBNORMAL_FLOATING_POINTS__=1 +-D__SIZE_T_TYPE__=unsigned short int +-D__SIZE_T_MAX__=0xffffU +-D__PTRDIFF_T_TYPE__=signed short int +-D__PTRDIFF_T_MAX__=32767 +-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) +-D__INTPTR_T_TYPE__=signed short int +-D__INTPTR_T_MAX__=32767 +-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) +-D__UINTPTR_T_TYPE__=unsigned short int +-D__UINTPTR_T_MAX__=0xffffU +-D__INTPTR_SIZE_PREFIX__="h" +-D__JMP_BUF_ELEMENT_TYPE__=unsigned char +-D__JMP_BUF_NUM_ELEMENTS__=28 +-D__TID__=0x3800 +-D__VER__=210 +-D__SUBVERSION__=1 +-D__BUILD_NUMBER__=148 +-D__IAR_SYSTEMS_ICC__=8 +-D__VA_STACK_DECREASING__=1 +-D__VA_STACK_ALIGN__=1 +-D__VA_STACK_ALIGN_EXTRA_BEFORE__=1 +-D__LITTLE_ENDIAN__=0 +-D__BOOL_TYPE__=unsigned char +-D__WCHAR_T_TYPE__=unsigned short int +-D__WCHAR_T_SIZE__=2 +-D__WCHAR_T_MAX__=0xffffU +-D__DEF_PTR_MEM__=__near +-D__CODE_MEM0__=__near_func +-D__CODE_MEM0_POINTER_OK__=1 +-D__CODE_MEM0_UNIQUE_POINTER__=1 +-D__CODE_MEM0_VAR_OK__=1 +-D__DATA_MEM0__=__tiny +-D__DATA_MEM0_POINTER_OK__=1 +-D__DATA_MEM0_UNIQUE_POINTER__=1 +-D__DATA_MEM0_VAR_OK__=1 +-D__DATA_MEM0_INTPTR_TYPE__=signed char +-D__DATA_MEM0_UINTPTR_TYPE__=unsigned char +-D__DATA_MEM0_INTPTR_SIZE_PREFIX__="hh" +-D__DATA_MEM0_MAX_SIZE__=0xff +-D__DATA_MEM1__=__near +-D__DATA_MEM1_POINTER_OK__=1 +-D__DATA_MEM1_UNIQUE_POINTER__=1 +-D__DATA_MEM1_VAR_OK__=1 +-D__DATA_MEM1_INDEX_TYPE__=short +-D__DATA_MEM1_SIZE_TYPE__=unsigned short +-D__DATA_MEM1_INTPTR_TYPE__=short int +-D__DATA_MEM1_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM1_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM1_MAX_SIZE__=0xffff +-D__DATA_MEM1_HEAP_SEGMENT__="HEAP" +-D__DATA_MEM1_PAGE_SIZE__=0 +-D__DATA_MEM1_HEAP__=1 +-D__DATA_MEM2__=__far +-D__DATA_MEM2_POINTER_OK__=1 +-D__DATA_MEM2_UNIQUE_POINTER__=1 +-D__DATA_MEM2_VAR_OK__=1 +-D__DATA_MEM2_INDEX_TYPE__=short +-D__DATA_MEM2_SIZE_TYPE__=unsigned short +-D__DATA_MEM2_INTPTR_TYPE__=long int +-D__DATA_MEM2_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM2_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM2_MAX_SIZE__=0xffff +-D__DATA_MEM3__=__huge +-D__DATA_MEM3_POINTER_OK__=1 +-D__DATA_MEM3_UNIQUE_POINTER__=1 +-D__DATA_MEM3_VAR_OK__=1 +-D__DATA_MEM3_INDEX_TYPE__=long +-D__DATA_MEM3_SIZE_TYPE__=unsigned long +-D__DATA_MEM3_INTPTR_TYPE__=long int +-D__DATA_MEM3_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM3_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM3_MAX_SIZE__=0xffffffff +-D__DATA_MEM4__=__eeprom +-D__DATA_MEM4_POINTER_OK__=1 +-D__DATA_MEM4_UNIQUE_POINTER__=1 +-D__DATA_MEM4_VAR_OK__=1 +-D__DATA_MEM4_INDEX_TYPE__=short +-D__DATA_MEM4_SIZE_TYPE__=unsigned short +-D__DATA_MEM4_INTPTR_TYPE__=short int +-D__DATA_MEM4_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM4_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM4_MAX_SIZE__=0xffff +-D__HEAP_MEM0__=1 +-D__MULTIPLE_HEAPS__=0 +-D__DEF_HEAP_MEM__=__near +-D__MULTIPLE_INHERITANCE__=1 +-D_RTSL_COMPARE_T=unsigned char +-D__CODE_MODEL__=__SMALL_CODE_MODEL__ +-D__CORE__=__STM8__ +-D__DATA_MODEL__=__MEDIUM_DATA_MODEL__ +-D__ICCSTM8__=1 +-D__LARGE_CODE_MODEL__=3 +-D__LARGE_DATA_MODEL__=3 +-D__MEDIUM_CODE_MODEL__=2 +-D__MEDIUM_DATA_MODEL__=2 +-D__SMALL_CODE_MODEL__=1 +-D__SMALL_DATA_MODEL__=1 +-D__STM8__=1 +-D__PLAIN_INT_BITFIELD_IS_SIGNED__=1 +-D__HAS_WEAK__=1 +-D__HAS_LOCATED_DECLARATION__=1 +-D__HAS_LOCATED_WITH_INIT__=1 +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 30 2022" +-D__TIME__="16:30:58" +-D__STDC__=1 +-D__STDC_VERSION__=199901L +-D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 +-D__EDG_IA64_ABI=1 +-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 +-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 +-D__EDG_TYPE_TRAITS_ENABLED=1 +-D__EDG__=1 +-D__EDG_VERSION__=409 +-D__EDG_SIZE_TYPE__=unsigned short +-D__EDG_PTRDIFF_TYPE__=short +-D__EDG_DELTA_TYPE=short +-D__EDG_IA64_VTABLE_ENTRY_TYPE=short +-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short +-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1 +-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1 +-D__EDG_ABI_COMPATIBILITY_VERSION=9999 +-D__EDG_ABI_CHANGES_FOR_RTTI=1 +-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1 +-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1 +-D__EDG_BSD=0 +-D__EDG_SYSV=0 +-D__EDG_ANSIC=1 +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" +-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) +-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 ) +-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_MEMORY_LIST3__(_P1, _P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 ) +-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_PTR_MEMORY_LIST3__(_P1, _P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 ) +-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_PTR_MEMORY_LIST3__(_P1, _P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 ) +-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__VAR_MEMORY_LIST3__(_P1, _P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 ) +-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 ) +-D__HEAP_MEMORY_LIST3__(_P1, _P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 ) +-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 ) +-D__TOPM_DATA_MEMORY_LIST1__()= +-D__TOPM_DATA_MEMORY_LIST2__(_P1)= +-D__TOPM_DATA_MEMORY_LIST3__(_P1, _P2)= +-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 ) +-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__TOPP_DATA_MEMORY_LIST3__(_P1, _P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__DATA_MEM0_SIZE_TYPE__=unsigned int +-D__DATA_MEM0_INDEX_TYPE__=signed int diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_gpio.o b/LOCK_STM8_BF/user/Debug/Obj/stm8s_gpio.o new file mode 100644 index 0000000..c05bd02 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_gpio.o differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_gpio.pbi b/LOCK_STM8_BF/user/Debug/Obj/stm8s_gpio.pbi new file mode 100644 index 0000000..81eaf41 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_gpio.pbi differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_gpio.pbi.cout b/LOCK_STM8_BF/user/Debug/Obj/stm8s_gpio.pbi.cout new file mode 100644 index 0000000..85d4c04 --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Obj/stm8s_gpio.pbi.cout @@ -0,0 +1,288 @@ +"E:\STM8\LockStm8BF\LOCK_STM8_BF\lib\src\stm8s_gpio.c" +-std=c99 +-ferror-limit=100 +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-D__CHAR_BITS__=8 +-D__CHAR_MAX__=0xff +-D__CHAR_MIN__=0 +-D__CHAR_SIZE__=1 +-D__UNSIGNED_CHAR_MAX__=0xff +-D__SIGNED_CHAR_MAX__=127 +-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) +-D__CHAR_ALIGN__=1 +-D__SHORT_SIZE__=2 +-D__UNSIGNED_SHORT_MAX__=0xffffU +-D__SIGNED_SHORT_MAX__=32767 +-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) +-D__SHORT_ALIGN__=1 +-D__INT_SIZE__=2 +-D__UNSIGNED_INT_MAX__=0xffffU +-D__SIGNED_INT_MAX__=32767 +-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1) +-D__INT_ALIGN__=1 +-D__LONG_SIZE__=4 +-D__UNSIGNED_LONG_MAX__=0xffffffffUL +-D__SIGNED_LONG_MAX__=2147483647L +-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1) +-D__LONG_ALIGN__=1 +-D__LONG_LONG_SIZE__=4 +-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffULL +-D__SIGNED_LONG_LONG_MAX__=2147483647LL +-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1) +-D__LONG_LONG_ALIGN__=1 +-D__INT8_T_TYPE__=signed char +-D__INT8_T_MAX__=127 +-D__INT8_T_MIN__=(-__INT8_T_MAX__-1) +-D__UINT8_T_TYPE__=unsigned char +-D__UINT8_T_MAX__=0xff +-D__INT8_SIZE_PREFIX__="hh" +-D__INT16_T_TYPE__=signed int +-D__INT16_T_MAX__=32767 +-D__INT16_T_MIN__=(-__INT16_T_MAX__-1) +-D__UINT16_T_TYPE__=unsigned int +-D__UINT16_T_MAX__=0xffffU +-D__INT16_SIZE_PREFIX__="" +-D__INT32_T_TYPE__=signed long int +-D__INT32_T_MAX__=2147483647L +-D__INT32_T_MIN__=(-__INT32_T_MAX__-1) +-D__UINT32_T_TYPE__=unsigned long int +-D__UINT32_T_MAX__=0xffffffffUL +-D__INT32_SIZE_PREFIX__="l" +-D__INT_LEAST8_T_TYPE__=signed char +-D__INT_LEAST8_T_MAX__=127 +-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1) +-D__UINT_LEAST8_T_TYPE__=unsigned char +-D__UINT_LEAST8_T_MAX__=0xff +-D__INT8_C_SUFFIX__= +-D__UINT8_C_SUFFIX__= +-D__INT_LEAST8_SIZE_PREFIX__="hh" +-D__INT_LEAST16_T_TYPE__=signed int +-D__INT_LEAST16_T_MAX__=32767 +-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1) +-D__UINT_LEAST16_T_TYPE__=unsigned int +-D__UINT_LEAST16_T_MAX__=0xffffU +-D__INT16_C_SUFFIX__= +-D__UINT16_C_SUFFIX__=U +-D__INT_LEAST16_SIZE_PREFIX__="" +-D__INT_LEAST32_T_TYPE__=signed long int +-D__INT_LEAST32_T_MAX__=2147483647L +-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1) +-D__UINT_LEAST32_T_TYPE__=unsigned long int +-D__UINT_LEAST32_T_MAX__=0xffffffffUL +-D__INT32_C_SUFFIX__=L +-D__UINT32_C_SUFFIX__=UL +-D__INT_LEAST32_SIZE_PREFIX__="l" +-D__INT_FAST8_T_TYPE__=signed char +-D__INT_FAST8_T_MAX__=127 +-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1) +-D__UINT_FAST8_T_TYPE__=unsigned char +-D__UINT_FAST8_T_MAX__=0xff +-D__INT_FAST8_SIZE_PREFIX__="hh" +-D__INT_FAST16_T_TYPE__=signed int +-D__INT_FAST16_T_MAX__=32767 +-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1) +-D__UINT_FAST16_T_TYPE__=unsigned int +-D__UINT_FAST16_T_MAX__=0xffffU +-D__INT_FAST16_SIZE_PREFIX__="" +-D__INT_FAST32_T_TYPE__=signed long int +-D__INT_FAST32_T_MAX__=2147483647L +-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1) +-D__UINT_FAST32_T_TYPE__=unsigned long int +-D__UINT_FAST32_T_MAX__=0xffffffffUL +-D__INT_FAST32_SIZE_PREFIX__="l" +-D__INTMAX_T_TYPE__=signed long int +-D__INTMAX_T_MAX__=2147483647L +-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1) +-D__UINTMAX_T_TYPE__=unsigned long int +-D__UINTMAX_T_MAX__=0xffffffffUL +-D__INTMAX_C_SUFFIX__=L +-D__UINTMAX_C_SUFFIX__=UL +-D__INTMAX_SIZE_PREFIX__="l" +-D__FLOAT_SIZE__=4 +-D__FLOAT_ALIGN__=1 +-D__DOUBLE_SIZE__=4 +-D__DOUBLE_ALIGN__=1 +-D__LONG_DOUBLE_SIZE__=4 +-D__LONG_DOUBLE_ALIGN__=1 +-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 +-D__SUBNORMAL_FLOATING_POINTS__=1 +-D__SIZE_T_TYPE__=unsigned short int +-D__SIZE_T_MAX__=0xffffU +-D__PTRDIFF_T_TYPE__=signed short int +-D__PTRDIFF_T_MAX__=32767 +-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) +-D__INTPTR_T_TYPE__=signed short int +-D__INTPTR_T_MAX__=32767 +-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) +-D__UINTPTR_T_TYPE__=unsigned short int +-D__UINTPTR_T_MAX__=0xffffU +-D__INTPTR_SIZE_PREFIX__="h" +-D__JMP_BUF_ELEMENT_TYPE__=unsigned char +-D__JMP_BUF_NUM_ELEMENTS__=28 +-D__TID__=0x3800 +-D__VER__=210 +-D__SUBVERSION__=1 +-D__BUILD_NUMBER__=148 +-D__IAR_SYSTEMS_ICC__=8 +-D__VA_STACK_DECREASING__=1 +-D__VA_STACK_ALIGN__=1 +-D__VA_STACK_ALIGN_EXTRA_BEFORE__=1 +-D__LITTLE_ENDIAN__=0 +-D__BOOL_TYPE__=unsigned char +-D__WCHAR_T_TYPE__=unsigned short int +-D__WCHAR_T_SIZE__=2 +-D__WCHAR_T_MAX__=0xffffU +-D__DEF_PTR_MEM__=__near +-D__CODE_MEM0__=__near_func +-D__CODE_MEM0_POINTER_OK__=1 +-D__CODE_MEM0_UNIQUE_POINTER__=1 +-D__CODE_MEM0_VAR_OK__=1 +-D__DATA_MEM0__=__tiny +-D__DATA_MEM0_POINTER_OK__=1 +-D__DATA_MEM0_UNIQUE_POINTER__=1 +-D__DATA_MEM0_VAR_OK__=1 +-D__DATA_MEM0_INTPTR_TYPE__=signed char +-D__DATA_MEM0_UINTPTR_TYPE__=unsigned char +-D__DATA_MEM0_INTPTR_SIZE_PREFIX__="hh" +-D__DATA_MEM0_MAX_SIZE__=0xff +-D__DATA_MEM1__=__near +-D__DATA_MEM1_POINTER_OK__=1 +-D__DATA_MEM1_UNIQUE_POINTER__=1 +-D__DATA_MEM1_VAR_OK__=1 +-D__DATA_MEM1_INDEX_TYPE__=short +-D__DATA_MEM1_SIZE_TYPE__=unsigned short +-D__DATA_MEM1_INTPTR_TYPE__=short int +-D__DATA_MEM1_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM1_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM1_MAX_SIZE__=0xffff +-D__DATA_MEM1_HEAP_SEGMENT__="HEAP" +-D__DATA_MEM1_PAGE_SIZE__=0 +-D__DATA_MEM1_HEAP__=1 +-D__DATA_MEM2__=__far +-D__DATA_MEM2_POINTER_OK__=1 +-D__DATA_MEM2_UNIQUE_POINTER__=1 +-D__DATA_MEM2_VAR_OK__=1 +-D__DATA_MEM2_INDEX_TYPE__=short +-D__DATA_MEM2_SIZE_TYPE__=unsigned short +-D__DATA_MEM2_INTPTR_TYPE__=long int +-D__DATA_MEM2_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM2_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM2_MAX_SIZE__=0xffff +-D__DATA_MEM3__=__huge +-D__DATA_MEM3_POINTER_OK__=1 +-D__DATA_MEM3_UNIQUE_POINTER__=1 +-D__DATA_MEM3_VAR_OK__=1 +-D__DATA_MEM3_INDEX_TYPE__=long +-D__DATA_MEM3_SIZE_TYPE__=unsigned long +-D__DATA_MEM3_INTPTR_TYPE__=long int +-D__DATA_MEM3_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM3_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM3_MAX_SIZE__=0xffffffff +-D__DATA_MEM4__=__eeprom +-D__DATA_MEM4_POINTER_OK__=1 +-D__DATA_MEM4_UNIQUE_POINTER__=1 +-D__DATA_MEM4_VAR_OK__=1 +-D__DATA_MEM4_INDEX_TYPE__=short +-D__DATA_MEM4_SIZE_TYPE__=unsigned short +-D__DATA_MEM4_INTPTR_TYPE__=short int +-D__DATA_MEM4_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM4_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM4_MAX_SIZE__=0xffff +-D__HEAP_MEM0__=1 +-D__MULTIPLE_HEAPS__=0 +-D__DEF_HEAP_MEM__=__near +-D__MULTIPLE_INHERITANCE__=1 +-D_RTSL_COMPARE_T=unsigned char +-D__CODE_MODEL__=__SMALL_CODE_MODEL__ +-D__CORE__=__STM8__ +-D__DATA_MODEL__=__MEDIUM_DATA_MODEL__ +-D__ICCSTM8__=1 +-D__LARGE_CODE_MODEL__=3 +-D__LARGE_DATA_MODEL__=3 +-D__MEDIUM_CODE_MODEL__=2 +-D__MEDIUM_DATA_MODEL__=2 +-D__SMALL_CODE_MODEL__=1 +-D__SMALL_DATA_MODEL__=1 +-D__STM8__=1 +-D__PLAIN_INT_BITFIELD_IS_SIGNED__=1 +-D__HAS_WEAK__=1 +-D__HAS_LOCATED_DECLARATION__=1 +-D__HAS_LOCATED_WITH_INIT__=1 +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 30 2022" +-D__TIME__="16:31:09" +-D__STDC__=1 +-D__STDC_VERSION__=199901L +-D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 +-D__EDG_IA64_ABI=1 +-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 +-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 +-D__EDG_TYPE_TRAITS_ENABLED=1 +-D__EDG__=1 +-D__EDG_VERSION__=409 +-D__EDG_SIZE_TYPE__=unsigned short +-D__EDG_PTRDIFF_TYPE__=short +-D__EDG_DELTA_TYPE=short +-D__EDG_IA64_VTABLE_ENTRY_TYPE=short +-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short +-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1 +-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1 +-D__EDG_ABI_COMPATIBILITY_VERSION=9999 +-D__EDG_ABI_CHANGES_FOR_RTTI=1 +-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1 +-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1 +-D__EDG_BSD=0 +-D__EDG_SYSV=0 +-D__EDG_ANSIC=1 +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" +-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) +-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 ) +-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_MEMORY_LIST3__(_P1, _P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 ) +-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_PTR_MEMORY_LIST3__(_P1, _P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 ) +-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_PTR_MEMORY_LIST3__(_P1, _P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 ) +-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__VAR_MEMORY_LIST3__(_P1, _P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 ) +-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 ) +-D__HEAP_MEMORY_LIST3__(_P1, _P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 ) +-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 ) +-D__TOPM_DATA_MEMORY_LIST1__()= +-D__TOPM_DATA_MEMORY_LIST2__(_P1)= +-D__TOPM_DATA_MEMORY_LIST3__(_P1, _P2)= +-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 ) +-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__TOPP_DATA_MEMORY_LIST3__(_P1, _P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__DATA_MEM0_SIZE_TYPE__=unsigned int +-D__DATA_MEM0_INDEX_TYPE__=signed int diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_it.pbi.cout b/LOCK_STM8_BF/user/Debug/Obj/stm8s_it.pbi.cout new file mode 100644 index 0000000..9790b59 --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Obj/stm8s_it.pbi.cout @@ -0,0 +1,284 @@ +"E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\user\stm8s_it.c" +-std=c99 +-ferror-limit=100 +-I +../../4_EXT_INT_1PORT\lib\inc +-I +../../4_EXT_INT_1PORT\user +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c +-I +../../4_EXT_INT_1PORT\lib\inc +-I +../../4_EXT_INT_1PORT\user +-D__CHAR_BITS__=8 +-D__CHAR_MAX__=0xff +-D__CHAR_MIN__=0 +-D__CHAR_SIZE__=1 +-D__UNSIGNED_CHAR_MAX__=0xff +-D__SIGNED_CHAR_MAX__=127 +-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) +-D__CHAR_ALIGN__=1 +-D__SHORT_SIZE__=2 +-D__UNSIGNED_SHORT_MAX__=0xffffU +-D__SIGNED_SHORT_MAX__=32767 +-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) +-D__SHORT_ALIGN__=1 +-D__INT_SIZE__=2 +-D__UNSIGNED_INT_MAX__=0xffffU +-D__SIGNED_INT_MAX__=32767 +-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1) +-D__INT_ALIGN__=1 +-D__LONG_SIZE__=4 +-D__UNSIGNED_LONG_MAX__=0xffffffffUL +-D__SIGNED_LONG_MAX__=2147483647L +-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1) +-D__LONG_ALIGN__=1 +-D__LONG_LONG_SIZE__=4 +-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffULL +-D__SIGNED_LONG_LONG_MAX__=2147483647LL +-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1) +-D__LONG_LONG_ALIGN__=1 +-D__INT8_T_TYPE__=signed char +-D__INT8_T_MAX__=127 +-D__INT8_T_MIN__=(-__INT8_T_MAX__-1) +-D__UINT8_T_TYPE__=unsigned char +-D__UINT8_T_MAX__=0xff +-D__INT8_SIZE_PREFIX__="hh" +-D__INT16_T_TYPE__=signed int +-D__INT16_T_MAX__=32767 +-D__INT16_T_MIN__=(-__INT16_T_MAX__-1) +-D__UINT16_T_TYPE__=unsigned int +-D__UINT16_T_MAX__=0xffffU +-D__INT16_SIZE_PREFIX__="" +-D__INT32_T_TYPE__=signed long int +-D__INT32_T_MAX__=2147483647L +-D__INT32_T_MIN__=(-__INT32_T_MAX__-1) +-D__UINT32_T_TYPE__=unsigned long int +-D__UINT32_T_MAX__=0xffffffffUL +-D__INT32_SIZE_PREFIX__="l" +-D__INT_LEAST8_T_TYPE__=signed char +-D__INT_LEAST8_T_MAX__=127 +-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1) +-D__UINT_LEAST8_T_TYPE__=unsigned char +-D__UINT_LEAST8_T_MAX__=0xff +-D__INT8_C_SUFFIX__= +-D__UINT8_C_SUFFIX__= +-D__INT_LEAST8_SIZE_PREFIX__="hh" +-D__INT_LEAST16_T_TYPE__=signed int +-D__INT_LEAST16_T_MAX__=32767 +-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1) +-D__UINT_LEAST16_T_TYPE__=unsigned int +-D__UINT_LEAST16_T_MAX__=0xffffU +-D__INT16_C_SUFFIX__= +-D__UINT16_C_SUFFIX__=U +-D__INT_LEAST16_SIZE_PREFIX__="" +-D__INT_LEAST32_T_TYPE__=signed long int +-D__INT_LEAST32_T_MAX__=2147483647L +-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1) +-D__UINT_LEAST32_T_TYPE__=unsigned long int +-D__UINT_LEAST32_T_MAX__=0xffffffffUL +-D__INT32_C_SUFFIX__=L +-D__UINT32_C_SUFFIX__=UL +-D__INT_LEAST32_SIZE_PREFIX__="l" +-D__INT_FAST8_T_TYPE__=signed char +-D__INT_FAST8_T_MAX__=127 +-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1) +-D__UINT_FAST8_T_TYPE__=unsigned char +-D__UINT_FAST8_T_MAX__=0xff +-D__INT_FAST8_SIZE_PREFIX__="hh" +-D__INT_FAST16_T_TYPE__=signed int +-D__INT_FAST16_T_MAX__=32767 +-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1) +-D__UINT_FAST16_T_TYPE__=unsigned int +-D__UINT_FAST16_T_MAX__=0xffffU +-D__INT_FAST16_SIZE_PREFIX__="" +-D__INT_FAST32_T_TYPE__=signed long int +-D__INT_FAST32_T_MAX__=2147483647L +-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1) +-D__UINT_FAST32_T_TYPE__=unsigned long int +-D__UINT_FAST32_T_MAX__=0xffffffffUL +-D__INT_FAST32_SIZE_PREFIX__="l" +-D__INTMAX_T_TYPE__=signed long int +-D__INTMAX_T_MAX__=2147483647L +-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1) +-D__UINTMAX_T_TYPE__=unsigned long int +-D__UINTMAX_T_MAX__=0xffffffffUL +-D__INTMAX_C_SUFFIX__=L +-D__UINTMAX_C_SUFFIX__=UL +-D__INTMAX_SIZE_PREFIX__="l" +-D__FLOAT_SIZE__=4 +-D__FLOAT_ALIGN__=1 +-D__DOUBLE_SIZE__=4 +-D__DOUBLE_ALIGN__=1 +-D__LONG_DOUBLE_SIZE__=4 +-D__LONG_DOUBLE_ALIGN__=1 +-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 +-D__SUBNORMAL_FLOATING_POINTS__=1 +-D__SIZE_T_TYPE__=unsigned short int +-D__SIZE_T_MAX__=0xffffU +-D__PTRDIFF_T_TYPE__=signed short int +-D__PTRDIFF_T_MAX__=32767 +-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) +-D__INTPTR_T_TYPE__=signed short int +-D__INTPTR_T_MAX__=32767 +-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) +-D__UINTPTR_T_TYPE__=unsigned short int +-D__UINTPTR_T_MAX__=0xffffU +-D__INTPTR_SIZE_PREFIX__="h" +-D__JMP_BUF_ELEMENT_TYPE__=unsigned char +-D__JMP_BUF_NUM_ELEMENTS__=28 +-D__TID__=0x3800 +-D__VER__=210 +-D__SUBVERSION__=1 +-D__BUILD_NUMBER__=148 +-D__IAR_SYSTEMS_ICC__=8 +-D__VA_STACK_DECREASING__=1 +-D__VA_STACK_ALIGN__=1 +-D__VA_STACK_ALIGN_EXTRA_BEFORE__=1 +-D__LITTLE_ENDIAN__=0 +-D__BOOL_TYPE__=unsigned char +-D__WCHAR_T_TYPE__=unsigned short int +-D__WCHAR_T_SIZE__=2 +-D__WCHAR_T_MAX__=0xffffU +-D__DEF_PTR_MEM__=__near +-D__CODE_MEM0__=__near_func +-D__CODE_MEM0_POINTER_OK__=1 +-D__CODE_MEM0_UNIQUE_POINTER__=1 +-D__CODE_MEM0_VAR_OK__=1 +-D__DATA_MEM0__=__tiny +-D__DATA_MEM0_POINTER_OK__=1 +-D__DATA_MEM0_UNIQUE_POINTER__=1 +-D__DATA_MEM0_VAR_OK__=1 +-D__DATA_MEM0_INTPTR_TYPE__=signed char +-D__DATA_MEM0_UINTPTR_TYPE__=unsigned char +-D__DATA_MEM0_INTPTR_SIZE_PREFIX__="hh" +-D__DATA_MEM0_MAX_SIZE__=0xff +-D__DATA_MEM1__=__near +-D__DATA_MEM1_POINTER_OK__=1 +-D__DATA_MEM1_UNIQUE_POINTER__=1 +-D__DATA_MEM1_VAR_OK__=1 +-D__DATA_MEM1_INDEX_TYPE__=short +-D__DATA_MEM1_SIZE_TYPE__=unsigned short +-D__DATA_MEM1_INTPTR_TYPE__=short int +-D__DATA_MEM1_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM1_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM1_MAX_SIZE__=0xffff +-D__DATA_MEM1_HEAP_SEGMENT__="HEAP" +-D__DATA_MEM1_PAGE_SIZE__=0 +-D__DATA_MEM1_HEAP__=1 +-D__DATA_MEM2__=__far +-D__DATA_MEM2_POINTER_OK__=1 +-D__DATA_MEM2_UNIQUE_POINTER__=1 +-D__DATA_MEM2_VAR_OK__=1 +-D__DATA_MEM2_INDEX_TYPE__=short +-D__DATA_MEM2_SIZE_TYPE__=unsigned short +-D__DATA_MEM2_INTPTR_TYPE__=long int +-D__DATA_MEM2_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM2_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM2_MAX_SIZE__=0xffff +-D__DATA_MEM3__=__huge +-D__DATA_MEM3_POINTER_OK__=1 +-D__DATA_MEM3_UNIQUE_POINTER__=1 +-D__DATA_MEM3_VAR_OK__=1 +-D__DATA_MEM3_INDEX_TYPE__=long +-D__DATA_MEM3_SIZE_TYPE__=unsigned long +-D__DATA_MEM3_INTPTR_TYPE__=long int +-D__DATA_MEM3_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM3_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM3_MAX_SIZE__=0xffffffff +-D__DATA_MEM4__=__eeprom +-D__DATA_MEM4_POINTER_OK__=1 +-D__DATA_MEM4_UNIQUE_POINTER__=1 +-D__DATA_MEM4_VAR_OK__=1 +-D__DATA_MEM4_INDEX_TYPE__=short +-D__DATA_MEM4_SIZE_TYPE__=unsigned short +-D__DATA_MEM4_INTPTR_TYPE__=short int +-D__DATA_MEM4_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM4_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM4_MAX_SIZE__=0xffff +-D__HEAP_MEM0__=1 +-D__MULTIPLE_HEAPS__=0 +-D__DEF_HEAP_MEM__=__near +-D__MULTIPLE_INHERITANCE__=1 +-D_RTSL_COMPARE_T=unsigned char +-D__CODE_MODEL__=__SMALL_CODE_MODEL__ +-D__CORE__=__STM8__ +-D__DATA_MODEL__=__MEDIUM_DATA_MODEL__ +-D__ICCSTM8__=1 +-D__LARGE_CODE_MODEL__=3 +-D__LARGE_DATA_MODEL__=3 +-D__MEDIUM_CODE_MODEL__=2 +-D__MEDIUM_DATA_MODEL__=2 +-D__SMALL_CODE_MODEL__=1 +-D__SMALL_DATA_MODEL__=1 +-D__STM8__=1 +-D__PLAIN_INT_BITFIELD_IS_SIGNED__=1 +-D__HAS_WEAK__=1 +-D__HAS_LOCATED_DECLARATION__=1 +-D__HAS_LOCATED_WITH_INIT__=1 +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 3 2022" +-D__TIME__="14:26:58" +-D__STDC__=1 +-D__STDC_VERSION__=199901L +-D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 +-D__EDG_IA64_ABI=1 +-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 +-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 +-D__EDG_TYPE_TRAITS_ENABLED=1 +-D__EDG__=1 +-D__EDG_VERSION__=409 +-D__EDG_SIZE_TYPE__=unsigned short +-D__EDG_PTRDIFF_TYPE__=short +-D__EDG_DELTA_TYPE=short +-D__EDG_IA64_VTABLE_ENTRY_TYPE=short +-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short +-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1 +-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1 +-D__EDG_ABI_COMPATIBILITY_VERSION=9999 +-D__EDG_ABI_CHANGES_FOR_RTTI=1 +-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1 +-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1 +-D__EDG_BSD=0 +-D__EDG_SYSV=0 +-D__EDG_ANSIC=1 +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" +-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) +-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 ) +-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_MEMORY_LIST3__(_P1, _P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 ) +-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_PTR_MEMORY_LIST3__(_P1, _P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 ) +-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_PTR_MEMORY_LIST3__(_P1, _P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 ) +-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__VAR_MEMORY_LIST3__(_P1, _P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 ) +-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 ) +-D__HEAP_MEMORY_LIST3__(_P1, _P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 ) +-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 ) +-D__TOPM_DATA_MEMORY_LIST1__()= +-D__TOPM_DATA_MEMORY_LIST2__(_P1)= +-D__TOPM_DATA_MEMORY_LIST3__(_P1, _P2)= +-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 ) +-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__TOPP_DATA_MEMORY_LIST3__(_P1, _P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__DATA_MEM0_SIZE_TYPE__=unsigned int +-D__DATA_MEM0_INDEX_TYPE__=signed int diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim1.o b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim1.o new file mode 100644 index 0000000..c05bd02 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim1.o differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim1.pbi b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim1.pbi new file mode 100644 index 0000000..84c9d20 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim1.pbi differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim1.pbi.cout b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim1.pbi.cout new file mode 100644 index 0000000..03d3678 --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim1.pbi.cout @@ -0,0 +1,288 @@ +"E:\STM8\LockStm8BF\LOCK_STM8_BF\lib\src\stm8s_tim1.c" +-std=c99 +-ferror-limit=100 +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-D__CHAR_BITS__=8 +-D__CHAR_MAX__=0xff +-D__CHAR_MIN__=0 +-D__CHAR_SIZE__=1 +-D__UNSIGNED_CHAR_MAX__=0xff +-D__SIGNED_CHAR_MAX__=127 +-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) +-D__CHAR_ALIGN__=1 +-D__SHORT_SIZE__=2 +-D__UNSIGNED_SHORT_MAX__=0xffffU +-D__SIGNED_SHORT_MAX__=32767 +-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) +-D__SHORT_ALIGN__=1 +-D__INT_SIZE__=2 +-D__UNSIGNED_INT_MAX__=0xffffU +-D__SIGNED_INT_MAX__=32767 +-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1) +-D__INT_ALIGN__=1 +-D__LONG_SIZE__=4 +-D__UNSIGNED_LONG_MAX__=0xffffffffUL +-D__SIGNED_LONG_MAX__=2147483647L +-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1) +-D__LONG_ALIGN__=1 +-D__LONG_LONG_SIZE__=4 +-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffULL +-D__SIGNED_LONG_LONG_MAX__=2147483647LL +-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1) +-D__LONG_LONG_ALIGN__=1 +-D__INT8_T_TYPE__=signed char +-D__INT8_T_MAX__=127 +-D__INT8_T_MIN__=(-__INT8_T_MAX__-1) +-D__UINT8_T_TYPE__=unsigned char +-D__UINT8_T_MAX__=0xff +-D__INT8_SIZE_PREFIX__="hh" +-D__INT16_T_TYPE__=signed int +-D__INT16_T_MAX__=32767 +-D__INT16_T_MIN__=(-__INT16_T_MAX__-1) +-D__UINT16_T_TYPE__=unsigned int +-D__UINT16_T_MAX__=0xffffU +-D__INT16_SIZE_PREFIX__="" +-D__INT32_T_TYPE__=signed long int +-D__INT32_T_MAX__=2147483647L +-D__INT32_T_MIN__=(-__INT32_T_MAX__-1) +-D__UINT32_T_TYPE__=unsigned long int +-D__UINT32_T_MAX__=0xffffffffUL +-D__INT32_SIZE_PREFIX__="l" +-D__INT_LEAST8_T_TYPE__=signed char +-D__INT_LEAST8_T_MAX__=127 +-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1) +-D__UINT_LEAST8_T_TYPE__=unsigned char +-D__UINT_LEAST8_T_MAX__=0xff +-D__INT8_C_SUFFIX__= +-D__UINT8_C_SUFFIX__= +-D__INT_LEAST8_SIZE_PREFIX__="hh" +-D__INT_LEAST16_T_TYPE__=signed int +-D__INT_LEAST16_T_MAX__=32767 +-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1) +-D__UINT_LEAST16_T_TYPE__=unsigned int +-D__UINT_LEAST16_T_MAX__=0xffffU +-D__INT16_C_SUFFIX__= +-D__UINT16_C_SUFFIX__=U +-D__INT_LEAST16_SIZE_PREFIX__="" +-D__INT_LEAST32_T_TYPE__=signed long int +-D__INT_LEAST32_T_MAX__=2147483647L +-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1) +-D__UINT_LEAST32_T_TYPE__=unsigned long int +-D__UINT_LEAST32_T_MAX__=0xffffffffUL +-D__INT32_C_SUFFIX__=L +-D__UINT32_C_SUFFIX__=UL +-D__INT_LEAST32_SIZE_PREFIX__="l" +-D__INT_FAST8_T_TYPE__=signed char +-D__INT_FAST8_T_MAX__=127 +-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1) +-D__UINT_FAST8_T_TYPE__=unsigned char +-D__UINT_FAST8_T_MAX__=0xff +-D__INT_FAST8_SIZE_PREFIX__="hh" +-D__INT_FAST16_T_TYPE__=signed int +-D__INT_FAST16_T_MAX__=32767 +-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1) +-D__UINT_FAST16_T_TYPE__=unsigned int +-D__UINT_FAST16_T_MAX__=0xffffU +-D__INT_FAST16_SIZE_PREFIX__="" +-D__INT_FAST32_T_TYPE__=signed long int +-D__INT_FAST32_T_MAX__=2147483647L +-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1) +-D__UINT_FAST32_T_TYPE__=unsigned long int +-D__UINT_FAST32_T_MAX__=0xffffffffUL +-D__INT_FAST32_SIZE_PREFIX__="l" +-D__INTMAX_T_TYPE__=signed long int +-D__INTMAX_T_MAX__=2147483647L +-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1) +-D__UINTMAX_T_TYPE__=unsigned long int +-D__UINTMAX_T_MAX__=0xffffffffUL +-D__INTMAX_C_SUFFIX__=L +-D__UINTMAX_C_SUFFIX__=UL +-D__INTMAX_SIZE_PREFIX__="l" +-D__FLOAT_SIZE__=4 +-D__FLOAT_ALIGN__=1 +-D__DOUBLE_SIZE__=4 +-D__DOUBLE_ALIGN__=1 +-D__LONG_DOUBLE_SIZE__=4 +-D__LONG_DOUBLE_ALIGN__=1 +-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 +-D__SUBNORMAL_FLOATING_POINTS__=1 +-D__SIZE_T_TYPE__=unsigned short int +-D__SIZE_T_MAX__=0xffffU +-D__PTRDIFF_T_TYPE__=signed short int +-D__PTRDIFF_T_MAX__=32767 +-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) +-D__INTPTR_T_TYPE__=signed short int +-D__INTPTR_T_MAX__=32767 +-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) +-D__UINTPTR_T_TYPE__=unsigned short int +-D__UINTPTR_T_MAX__=0xffffU +-D__INTPTR_SIZE_PREFIX__="h" +-D__JMP_BUF_ELEMENT_TYPE__=unsigned char +-D__JMP_BUF_NUM_ELEMENTS__=28 +-D__TID__=0x3800 +-D__VER__=210 +-D__SUBVERSION__=1 +-D__BUILD_NUMBER__=148 +-D__IAR_SYSTEMS_ICC__=8 +-D__VA_STACK_DECREASING__=1 +-D__VA_STACK_ALIGN__=1 +-D__VA_STACK_ALIGN_EXTRA_BEFORE__=1 +-D__LITTLE_ENDIAN__=0 +-D__BOOL_TYPE__=unsigned char +-D__WCHAR_T_TYPE__=unsigned short int +-D__WCHAR_T_SIZE__=2 +-D__WCHAR_T_MAX__=0xffffU +-D__DEF_PTR_MEM__=__near +-D__CODE_MEM0__=__near_func +-D__CODE_MEM0_POINTER_OK__=1 +-D__CODE_MEM0_UNIQUE_POINTER__=1 +-D__CODE_MEM0_VAR_OK__=1 +-D__DATA_MEM0__=__tiny +-D__DATA_MEM0_POINTER_OK__=1 +-D__DATA_MEM0_UNIQUE_POINTER__=1 +-D__DATA_MEM0_VAR_OK__=1 +-D__DATA_MEM0_INTPTR_TYPE__=signed char +-D__DATA_MEM0_UINTPTR_TYPE__=unsigned char +-D__DATA_MEM0_INTPTR_SIZE_PREFIX__="hh" +-D__DATA_MEM0_MAX_SIZE__=0xff +-D__DATA_MEM1__=__near +-D__DATA_MEM1_POINTER_OK__=1 +-D__DATA_MEM1_UNIQUE_POINTER__=1 +-D__DATA_MEM1_VAR_OK__=1 +-D__DATA_MEM1_INDEX_TYPE__=short +-D__DATA_MEM1_SIZE_TYPE__=unsigned short +-D__DATA_MEM1_INTPTR_TYPE__=short int +-D__DATA_MEM1_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM1_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM1_MAX_SIZE__=0xffff +-D__DATA_MEM1_HEAP_SEGMENT__="HEAP" +-D__DATA_MEM1_PAGE_SIZE__=0 +-D__DATA_MEM1_HEAP__=1 +-D__DATA_MEM2__=__far +-D__DATA_MEM2_POINTER_OK__=1 +-D__DATA_MEM2_UNIQUE_POINTER__=1 +-D__DATA_MEM2_VAR_OK__=1 +-D__DATA_MEM2_INDEX_TYPE__=short +-D__DATA_MEM2_SIZE_TYPE__=unsigned short +-D__DATA_MEM2_INTPTR_TYPE__=long int +-D__DATA_MEM2_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM2_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM2_MAX_SIZE__=0xffff +-D__DATA_MEM3__=__huge +-D__DATA_MEM3_POINTER_OK__=1 +-D__DATA_MEM3_UNIQUE_POINTER__=1 +-D__DATA_MEM3_VAR_OK__=1 +-D__DATA_MEM3_INDEX_TYPE__=long +-D__DATA_MEM3_SIZE_TYPE__=unsigned long +-D__DATA_MEM3_INTPTR_TYPE__=long int +-D__DATA_MEM3_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM3_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM3_MAX_SIZE__=0xffffffff +-D__DATA_MEM4__=__eeprom +-D__DATA_MEM4_POINTER_OK__=1 +-D__DATA_MEM4_UNIQUE_POINTER__=1 +-D__DATA_MEM4_VAR_OK__=1 +-D__DATA_MEM4_INDEX_TYPE__=short +-D__DATA_MEM4_SIZE_TYPE__=unsigned short +-D__DATA_MEM4_INTPTR_TYPE__=short int +-D__DATA_MEM4_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM4_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM4_MAX_SIZE__=0xffff +-D__HEAP_MEM0__=1 +-D__MULTIPLE_HEAPS__=0 +-D__DEF_HEAP_MEM__=__near +-D__MULTIPLE_INHERITANCE__=1 +-D_RTSL_COMPARE_T=unsigned char +-D__CODE_MODEL__=__SMALL_CODE_MODEL__ +-D__CORE__=__STM8__ +-D__DATA_MODEL__=__MEDIUM_DATA_MODEL__ +-D__ICCSTM8__=1 +-D__LARGE_CODE_MODEL__=3 +-D__LARGE_DATA_MODEL__=3 +-D__MEDIUM_CODE_MODEL__=2 +-D__MEDIUM_DATA_MODEL__=2 +-D__SMALL_CODE_MODEL__=1 +-D__SMALL_DATA_MODEL__=1 +-D__STM8__=1 +-D__PLAIN_INT_BITFIELD_IS_SIGNED__=1 +-D__HAS_WEAK__=1 +-D__HAS_LOCATED_DECLARATION__=1 +-D__HAS_LOCATED_WITH_INIT__=1 +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 30 2022" +-D__TIME__="16:31:13" +-D__STDC__=1 +-D__STDC_VERSION__=199901L +-D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 +-D__EDG_IA64_ABI=1 +-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 +-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 +-D__EDG_TYPE_TRAITS_ENABLED=1 +-D__EDG__=1 +-D__EDG_VERSION__=409 +-D__EDG_SIZE_TYPE__=unsigned short +-D__EDG_PTRDIFF_TYPE__=short +-D__EDG_DELTA_TYPE=short +-D__EDG_IA64_VTABLE_ENTRY_TYPE=short +-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short +-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1 +-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1 +-D__EDG_ABI_COMPATIBILITY_VERSION=9999 +-D__EDG_ABI_CHANGES_FOR_RTTI=1 +-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1 +-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1 +-D__EDG_BSD=0 +-D__EDG_SYSV=0 +-D__EDG_ANSIC=1 +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" +-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) +-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 ) +-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_MEMORY_LIST3__(_P1, _P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 ) +-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_PTR_MEMORY_LIST3__(_P1, _P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 ) +-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_PTR_MEMORY_LIST3__(_P1, _P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 ) +-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__VAR_MEMORY_LIST3__(_P1, _P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 ) +-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 ) +-D__HEAP_MEMORY_LIST3__(_P1, _P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 ) +-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 ) +-D__TOPM_DATA_MEMORY_LIST1__()= +-D__TOPM_DATA_MEMORY_LIST2__(_P1)= +-D__TOPM_DATA_MEMORY_LIST3__(_P1, _P2)= +-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 ) +-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__TOPP_DATA_MEMORY_LIST3__(_P1, _P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__DATA_MEM0_SIZE_TYPE__=unsigned int +-D__DATA_MEM0_INDEX_TYPE__=signed int diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim4.o b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim4.o new file mode 100644 index 0000000..c05bd02 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim4.o differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim4.pbi b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim4.pbi new file mode 100644 index 0000000..84c3ee2 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim4.pbi differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim4.pbi.cout b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim4.pbi.cout new file mode 100644 index 0000000..482cb77 --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim4.pbi.cout @@ -0,0 +1,288 @@ +"E:\STM8\LockStm8BF\LOCK_STM8_BF\lib\src\stm8s_tim4.c" +-std=c99 +-ferror-limit=100 +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-D__CHAR_BITS__=8 +-D__CHAR_MAX__=0xff +-D__CHAR_MIN__=0 +-D__CHAR_SIZE__=1 +-D__UNSIGNED_CHAR_MAX__=0xff +-D__SIGNED_CHAR_MAX__=127 +-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) +-D__CHAR_ALIGN__=1 +-D__SHORT_SIZE__=2 +-D__UNSIGNED_SHORT_MAX__=0xffffU +-D__SIGNED_SHORT_MAX__=32767 +-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) +-D__SHORT_ALIGN__=1 +-D__INT_SIZE__=2 +-D__UNSIGNED_INT_MAX__=0xffffU +-D__SIGNED_INT_MAX__=32767 +-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1) +-D__INT_ALIGN__=1 +-D__LONG_SIZE__=4 +-D__UNSIGNED_LONG_MAX__=0xffffffffUL +-D__SIGNED_LONG_MAX__=2147483647L +-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1) +-D__LONG_ALIGN__=1 +-D__LONG_LONG_SIZE__=4 +-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffULL +-D__SIGNED_LONG_LONG_MAX__=2147483647LL +-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1) +-D__LONG_LONG_ALIGN__=1 +-D__INT8_T_TYPE__=signed char +-D__INT8_T_MAX__=127 +-D__INT8_T_MIN__=(-__INT8_T_MAX__-1) +-D__UINT8_T_TYPE__=unsigned char +-D__UINT8_T_MAX__=0xff +-D__INT8_SIZE_PREFIX__="hh" +-D__INT16_T_TYPE__=signed int +-D__INT16_T_MAX__=32767 +-D__INT16_T_MIN__=(-__INT16_T_MAX__-1) +-D__UINT16_T_TYPE__=unsigned int +-D__UINT16_T_MAX__=0xffffU +-D__INT16_SIZE_PREFIX__="" +-D__INT32_T_TYPE__=signed long int +-D__INT32_T_MAX__=2147483647L +-D__INT32_T_MIN__=(-__INT32_T_MAX__-1) +-D__UINT32_T_TYPE__=unsigned long int +-D__UINT32_T_MAX__=0xffffffffUL +-D__INT32_SIZE_PREFIX__="l" +-D__INT_LEAST8_T_TYPE__=signed char +-D__INT_LEAST8_T_MAX__=127 +-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1) +-D__UINT_LEAST8_T_TYPE__=unsigned char +-D__UINT_LEAST8_T_MAX__=0xff +-D__INT8_C_SUFFIX__= +-D__UINT8_C_SUFFIX__= +-D__INT_LEAST8_SIZE_PREFIX__="hh" +-D__INT_LEAST16_T_TYPE__=signed int +-D__INT_LEAST16_T_MAX__=32767 +-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1) +-D__UINT_LEAST16_T_TYPE__=unsigned int +-D__UINT_LEAST16_T_MAX__=0xffffU +-D__INT16_C_SUFFIX__= +-D__UINT16_C_SUFFIX__=U +-D__INT_LEAST16_SIZE_PREFIX__="" +-D__INT_LEAST32_T_TYPE__=signed long int +-D__INT_LEAST32_T_MAX__=2147483647L +-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1) +-D__UINT_LEAST32_T_TYPE__=unsigned long int +-D__UINT_LEAST32_T_MAX__=0xffffffffUL +-D__INT32_C_SUFFIX__=L +-D__UINT32_C_SUFFIX__=UL +-D__INT_LEAST32_SIZE_PREFIX__="l" +-D__INT_FAST8_T_TYPE__=signed char +-D__INT_FAST8_T_MAX__=127 +-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1) +-D__UINT_FAST8_T_TYPE__=unsigned char +-D__UINT_FAST8_T_MAX__=0xff +-D__INT_FAST8_SIZE_PREFIX__="hh" +-D__INT_FAST16_T_TYPE__=signed int +-D__INT_FAST16_T_MAX__=32767 +-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1) +-D__UINT_FAST16_T_TYPE__=unsigned int +-D__UINT_FAST16_T_MAX__=0xffffU +-D__INT_FAST16_SIZE_PREFIX__="" +-D__INT_FAST32_T_TYPE__=signed long int +-D__INT_FAST32_T_MAX__=2147483647L +-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1) +-D__UINT_FAST32_T_TYPE__=unsigned long int +-D__UINT_FAST32_T_MAX__=0xffffffffUL +-D__INT_FAST32_SIZE_PREFIX__="l" +-D__INTMAX_T_TYPE__=signed long int +-D__INTMAX_T_MAX__=2147483647L +-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1) +-D__UINTMAX_T_TYPE__=unsigned long int +-D__UINTMAX_T_MAX__=0xffffffffUL +-D__INTMAX_C_SUFFIX__=L +-D__UINTMAX_C_SUFFIX__=UL +-D__INTMAX_SIZE_PREFIX__="l" +-D__FLOAT_SIZE__=4 +-D__FLOAT_ALIGN__=1 +-D__DOUBLE_SIZE__=4 +-D__DOUBLE_ALIGN__=1 +-D__LONG_DOUBLE_SIZE__=4 +-D__LONG_DOUBLE_ALIGN__=1 +-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 +-D__SUBNORMAL_FLOATING_POINTS__=1 +-D__SIZE_T_TYPE__=unsigned short int +-D__SIZE_T_MAX__=0xffffU +-D__PTRDIFF_T_TYPE__=signed short int +-D__PTRDIFF_T_MAX__=32767 +-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) +-D__INTPTR_T_TYPE__=signed short int +-D__INTPTR_T_MAX__=32767 +-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) +-D__UINTPTR_T_TYPE__=unsigned short int +-D__UINTPTR_T_MAX__=0xffffU +-D__INTPTR_SIZE_PREFIX__="h" +-D__JMP_BUF_ELEMENT_TYPE__=unsigned char +-D__JMP_BUF_NUM_ELEMENTS__=28 +-D__TID__=0x3800 +-D__VER__=210 +-D__SUBVERSION__=1 +-D__BUILD_NUMBER__=148 +-D__IAR_SYSTEMS_ICC__=8 +-D__VA_STACK_DECREASING__=1 +-D__VA_STACK_ALIGN__=1 +-D__VA_STACK_ALIGN_EXTRA_BEFORE__=1 +-D__LITTLE_ENDIAN__=0 +-D__BOOL_TYPE__=unsigned char +-D__WCHAR_T_TYPE__=unsigned short int +-D__WCHAR_T_SIZE__=2 +-D__WCHAR_T_MAX__=0xffffU +-D__DEF_PTR_MEM__=__near +-D__CODE_MEM0__=__near_func +-D__CODE_MEM0_POINTER_OK__=1 +-D__CODE_MEM0_UNIQUE_POINTER__=1 +-D__CODE_MEM0_VAR_OK__=1 +-D__DATA_MEM0__=__tiny +-D__DATA_MEM0_POINTER_OK__=1 +-D__DATA_MEM0_UNIQUE_POINTER__=1 +-D__DATA_MEM0_VAR_OK__=1 +-D__DATA_MEM0_INTPTR_TYPE__=signed char +-D__DATA_MEM0_UINTPTR_TYPE__=unsigned char +-D__DATA_MEM0_INTPTR_SIZE_PREFIX__="hh" +-D__DATA_MEM0_MAX_SIZE__=0xff +-D__DATA_MEM1__=__near +-D__DATA_MEM1_POINTER_OK__=1 +-D__DATA_MEM1_UNIQUE_POINTER__=1 +-D__DATA_MEM1_VAR_OK__=1 +-D__DATA_MEM1_INDEX_TYPE__=short +-D__DATA_MEM1_SIZE_TYPE__=unsigned short +-D__DATA_MEM1_INTPTR_TYPE__=short int +-D__DATA_MEM1_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM1_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM1_MAX_SIZE__=0xffff +-D__DATA_MEM1_HEAP_SEGMENT__="HEAP" +-D__DATA_MEM1_PAGE_SIZE__=0 +-D__DATA_MEM1_HEAP__=1 +-D__DATA_MEM2__=__far +-D__DATA_MEM2_POINTER_OK__=1 +-D__DATA_MEM2_UNIQUE_POINTER__=1 +-D__DATA_MEM2_VAR_OK__=1 +-D__DATA_MEM2_INDEX_TYPE__=short +-D__DATA_MEM2_SIZE_TYPE__=unsigned short +-D__DATA_MEM2_INTPTR_TYPE__=long int +-D__DATA_MEM2_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM2_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM2_MAX_SIZE__=0xffff +-D__DATA_MEM3__=__huge +-D__DATA_MEM3_POINTER_OK__=1 +-D__DATA_MEM3_UNIQUE_POINTER__=1 +-D__DATA_MEM3_VAR_OK__=1 +-D__DATA_MEM3_INDEX_TYPE__=long +-D__DATA_MEM3_SIZE_TYPE__=unsigned long +-D__DATA_MEM3_INTPTR_TYPE__=long int +-D__DATA_MEM3_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM3_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM3_MAX_SIZE__=0xffffffff +-D__DATA_MEM4__=__eeprom +-D__DATA_MEM4_POINTER_OK__=1 +-D__DATA_MEM4_UNIQUE_POINTER__=1 +-D__DATA_MEM4_VAR_OK__=1 +-D__DATA_MEM4_INDEX_TYPE__=short +-D__DATA_MEM4_SIZE_TYPE__=unsigned short +-D__DATA_MEM4_INTPTR_TYPE__=short int +-D__DATA_MEM4_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM4_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM4_MAX_SIZE__=0xffff +-D__HEAP_MEM0__=1 +-D__MULTIPLE_HEAPS__=0 +-D__DEF_HEAP_MEM__=__near +-D__MULTIPLE_INHERITANCE__=1 +-D_RTSL_COMPARE_T=unsigned char +-D__CODE_MODEL__=__SMALL_CODE_MODEL__ +-D__CORE__=__STM8__ +-D__DATA_MODEL__=__MEDIUM_DATA_MODEL__ +-D__ICCSTM8__=1 +-D__LARGE_CODE_MODEL__=3 +-D__LARGE_DATA_MODEL__=3 +-D__MEDIUM_CODE_MODEL__=2 +-D__MEDIUM_DATA_MODEL__=2 +-D__SMALL_CODE_MODEL__=1 +-D__SMALL_DATA_MODEL__=1 +-D__STM8__=1 +-D__PLAIN_INT_BITFIELD_IS_SIGNED__=1 +-D__HAS_WEAK__=1 +-D__HAS_LOCATED_DECLARATION__=1 +-D__HAS_LOCATED_WITH_INIT__=1 +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 30 2022" +-D__TIME__="16:31:14" +-D__STDC__=1 +-D__STDC_VERSION__=199901L +-D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 +-D__EDG_IA64_ABI=1 +-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 +-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 +-D__EDG_TYPE_TRAITS_ENABLED=1 +-D__EDG__=1 +-D__EDG_VERSION__=409 +-D__EDG_SIZE_TYPE__=unsigned short +-D__EDG_PTRDIFF_TYPE__=short +-D__EDG_DELTA_TYPE=short +-D__EDG_IA64_VTABLE_ENTRY_TYPE=short +-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short +-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1 +-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1 +-D__EDG_ABI_COMPATIBILITY_VERSION=9999 +-D__EDG_ABI_CHANGES_FOR_RTTI=1 +-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1 +-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1 +-D__EDG_BSD=0 +-D__EDG_SYSV=0 +-D__EDG_ANSIC=1 +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" +-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) +-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 ) +-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_MEMORY_LIST3__(_P1, _P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 ) +-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_PTR_MEMORY_LIST3__(_P1, _P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 ) +-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_PTR_MEMORY_LIST3__(_P1, _P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 ) +-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__VAR_MEMORY_LIST3__(_P1, _P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 ) +-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 ) +-D__HEAP_MEMORY_LIST3__(_P1, _P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 ) +-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 ) +-D__TOPM_DATA_MEMORY_LIST1__()= +-D__TOPM_DATA_MEMORY_LIST2__(_P1)= +-D__TOPM_DATA_MEMORY_LIST3__(_P1, _P2)= +-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 ) +-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__TOPP_DATA_MEMORY_LIST3__(_P1, _P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__DATA_MEM0_SIZE_TYPE__=unsigned int +-D__DATA_MEM0_INDEX_TYPE__=signed int diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim6.pbi.cout b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim6.pbi.cout new file mode 100644 index 0000000..b274a02 --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Obj/stm8s_tim6.pbi.cout @@ -0,0 +1,288 @@ +"E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\lib\src\stm8s_tim6.c" +-std=c99 +-ferror-limit=100 +-I +E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\lib\inc +-I +E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\user +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c +-I +E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\lib\inc +-I +E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\lib\src +-I +E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\user +-D__CHAR_BITS__=8 +-D__CHAR_MAX__=0xff +-D__CHAR_MIN__=0 +-D__CHAR_SIZE__=1 +-D__UNSIGNED_CHAR_MAX__=0xff +-D__SIGNED_CHAR_MAX__=127 +-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) +-D__CHAR_ALIGN__=1 +-D__SHORT_SIZE__=2 +-D__UNSIGNED_SHORT_MAX__=0xffffU +-D__SIGNED_SHORT_MAX__=32767 +-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) +-D__SHORT_ALIGN__=1 +-D__INT_SIZE__=2 +-D__UNSIGNED_INT_MAX__=0xffffU +-D__SIGNED_INT_MAX__=32767 +-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1) +-D__INT_ALIGN__=1 +-D__LONG_SIZE__=4 +-D__UNSIGNED_LONG_MAX__=0xffffffffUL +-D__SIGNED_LONG_MAX__=2147483647L +-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1) +-D__LONG_ALIGN__=1 +-D__LONG_LONG_SIZE__=4 +-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffULL +-D__SIGNED_LONG_LONG_MAX__=2147483647LL +-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1) +-D__LONG_LONG_ALIGN__=1 +-D__INT8_T_TYPE__=signed char +-D__INT8_T_MAX__=127 +-D__INT8_T_MIN__=(-__INT8_T_MAX__-1) +-D__UINT8_T_TYPE__=unsigned char +-D__UINT8_T_MAX__=0xff +-D__INT8_SIZE_PREFIX__="hh" +-D__INT16_T_TYPE__=signed int +-D__INT16_T_MAX__=32767 +-D__INT16_T_MIN__=(-__INT16_T_MAX__-1) +-D__UINT16_T_TYPE__=unsigned int +-D__UINT16_T_MAX__=0xffffU +-D__INT16_SIZE_PREFIX__="" +-D__INT32_T_TYPE__=signed long int +-D__INT32_T_MAX__=2147483647L +-D__INT32_T_MIN__=(-__INT32_T_MAX__-1) +-D__UINT32_T_TYPE__=unsigned long int +-D__UINT32_T_MAX__=0xffffffffUL +-D__INT32_SIZE_PREFIX__="l" +-D__INT_LEAST8_T_TYPE__=signed char +-D__INT_LEAST8_T_MAX__=127 +-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1) +-D__UINT_LEAST8_T_TYPE__=unsigned char +-D__UINT_LEAST8_T_MAX__=0xff +-D__INT8_C_SUFFIX__= +-D__UINT8_C_SUFFIX__= +-D__INT_LEAST8_SIZE_PREFIX__="hh" +-D__INT_LEAST16_T_TYPE__=signed int +-D__INT_LEAST16_T_MAX__=32767 +-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1) +-D__UINT_LEAST16_T_TYPE__=unsigned int +-D__UINT_LEAST16_T_MAX__=0xffffU +-D__INT16_C_SUFFIX__= +-D__UINT16_C_SUFFIX__=U +-D__INT_LEAST16_SIZE_PREFIX__="" +-D__INT_LEAST32_T_TYPE__=signed long int +-D__INT_LEAST32_T_MAX__=2147483647L +-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1) +-D__UINT_LEAST32_T_TYPE__=unsigned long int +-D__UINT_LEAST32_T_MAX__=0xffffffffUL +-D__INT32_C_SUFFIX__=L +-D__UINT32_C_SUFFIX__=UL +-D__INT_LEAST32_SIZE_PREFIX__="l" +-D__INT_FAST8_T_TYPE__=signed char +-D__INT_FAST8_T_MAX__=127 +-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1) +-D__UINT_FAST8_T_TYPE__=unsigned char +-D__UINT_FAST8_T_MAX__=0xff +-D__INT_FAST8_SIZE_PREFIX__="hh" +-D__INT_FAST16_T_TYPE__=signed int +-D__INT_FAST16_T_MAX__=32767 +-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1) +-D__UINT_FAST16_T_TYPE__=unsigned int +-D__UINT_FAST16_T_MAX__=0xffffU +-D__INT_FAST16_SIZE_PREFIX__="" +-D__INT_FAST32_T_TYPE__=signed long int +-D__INT_FAST32_T_MAX__=2147483647L +-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1) +-D__UINT_FAST32_T_TYPE__=unsigned long int +-D__UINT_FAST32_T_MAX__=0xffffffffUL +-D__INT_FAST32_SIZE_PREFIX__="l" +-D__INTMAX_T_TYPE__=signed long int +-D__INTMAX_T_MAX__=2147483647L +-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1) +-D__UINTMAX_T_TYPE__=unsigned long int +-D__UINTMAX_T_MAX__=0xffffffffUL +-D__INTMAX_C_SUFFIX__=L +-D__UINTMAX_C_SUFFIX__=UL +-D__INTMAX_SIZE_PREFIX__="l" +-D__FLOAT_SIZE__=4 +-D__FLOAT_ALIGN__=1 +-D__DOUBLE_SIZE__=4 +-D__DOUBLE_ALIGN__=1 +-D__LONG_DOUBLE_SIZE__=4 +-D__LONG_DOUBLE_ALIGN__=1 +-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 +-D__SUBNORMAL_FLOATING_POINTS__=1 +-D__SIZE_T_TYPE__=unsigned short int +-D__SIZE_T_MAX__=0xffffU +-D__PTRDIFF_T_TYPE__=signed short int +-D__PTRDIFF_T_MAX__=32767 +-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) +-D__INTPTR_T_TYPE__=signed short int +-D__INTPTR_T_MAX__=32767 +-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) +-D__UINTPTR_T_TYPE__=unsigned short int +-D__UINTPTR_T_MAX__=0xffffU +-D__INTPTR_SIZE_PREFIX__="h" +-D__JMP_BUF_ELEMENT_TYPE__=unsigned char +-D__JMP_BUF_NUM_ELEMENTS__=28 +-D__TID__=0x3800 +-D__VER__=210 +-D__SUBVERSION__=1 +-D__BUILD_NUMBER__=148 +-D__IAR_SYSTEMS_ICC__=8 +-D__VA_STACK_DECREASING__=1 +-D__VA_STACK_ALIGN__=1 +-D__VA_STACK_ALIGN_EXTRA_BEFORE__=1 +-D__LITTLE_ENDIAN__=0 +-D__BOOL_TYPE__=unsigned char +-D__WCHAR_T_TYPE__=unsigned short int +-D__WCHAR_T_SIZE__=2 +-D__WCHAR_T_MAX__=0xffffU +-D__DEF_PTR_MEM__=__near +-D__CODE_MEM0__=__near_func +-D__CODE_MEM0_POINTER_OK__=1 +-D__CODE_MEM0_UNIQUE_POINTER__=1 +-D__CODE_MEM0_VAR_OK__=1 +-D__DATA_MEM0__=__tiny +-D__DATA_MEM0_POINTER_OK__=1 +-D__DATA_MEM0_UNIQUE_POINTER__=1 +-D__DATA_MEM0_VAR_OK__=1 +-D__DATA_MEM0_INTPTR_TYPE__=signed char +-D__DATA_MEM0_UINTPTR_TYPE__=unsigned char +-D__DATA_MEM0_INTPTR_SIZE_PREFIX__="hh" +-D__DATA_MEM0_MAX_SIZE__=0xff +-D__DATA_MEM1__=__near +-D__DATA_MEM1_POINTER_OK__=1 +-D__DATA_MEM1_UNIQUE_POINTER__=1 +-D__DATA_MEM1_VAR_OK__=1 +-D__DATA_MEM1_INDEX_TYPE__=short +-D__DATA_MEM1_SIZE_TYPE__=unsigned short +-D__DATA_MEM1_INTPTR_TYPE__=short int +-D__DATA_MEM1_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM1_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM1_MAX_SIZE__=0xffff +-D__DATA_MEM1_HEAP_SEGMENT__="HEAP" +-D__DATA_MEM1_PAGE_SIZE__=0 +-D__DATA_MEM1_HEAP__=1 +-D__DATA_MEM2__=__far +-D__DATA_MEM2_POINTER_OK__=1 +-D__DATA_MEM2_UNIQUE_POINTER__=1 +-D__DATA_MEM2_VAR_OK__=1 +-D__DATA_MEM2_INDEX_TYPE__=short +-D__DATA_MEM2_SIZE_TYPE__=unsigned short +-D__DATA_MEM2_INTPTR_TYPE__=long int +-D__DATA_MEM2_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM2_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM2_MAX_SIZE__=0xffff +-D__DATA_MEM3__=__huge +-D__DATA_MEM3_POINTER_OK__=1 +-D__DATA_MEM3_UNIQUE_POINTER__=1 +-D__DATA_MEM3_VAR_OK__=1 +-D__DATA_MEM3_INDEX_TYPE__=long +-D__DATA_MEM3_SIZE_TYPE__=unsigned long +-D__DATA_MEM3_INTPTR_TYPE__=long int +-D__DATA_MEM3_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM3_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM3_MAX_SIZE__=0xffffffff +-D__DATA_MEM4__=__eeprom +-D__DATA_MEM4_POINTER_OK__=1 +-D__DATA_MEM4_UNIQUE_POINTER__=1 +-D__DATA_MEM4_VAR_OK__=1 +-D__DATA_MEM4_INDEX_TYPE__=short +-D__DATA_MEM4_SIZE_TYPE__=unsigned short +-D__DATA_MEM4_INTPTR_TYPE__=short int +-D__DATA_MEM4_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM4_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM4_MAX_SIZE__=0xffff +-D__HEAP_MEM0__=1 +-D__MULTIPLE_HEAPS__=0 +-D__DEF_HEAP_MEM__=__near +-D__MULTIPLE_INHERITANCE__=1 +-D_RTSL_COMPARE_T=unsigned char +-D__CODE_MODEL__=__SMALL_CODE_MODEL__ +-D__CORE__=__STM8__ +-D__DATA_MODEL__=__MEDIUM_DATA_MODEL__ +-D__ICCSTM8__=1 +-D__LARGE_CODE_MODEL__=3 +-D__LARGE_DATA_MODEL__=3 +-D__MEDIUM_CODE_MODEL__=2 +-D__MEDIUM_DATA_MODEL__=2 +-D__SMALL_CODE_MODEL__=1 +-D__SMALL_DATA_MODEL__=1 +-D__STM8__=1 +-D__PLAIN_INT_BITFIELD_IS_SIGNED__=1 +-D__HAS_WEAK__=1 +-D__HAS_LOCATED_DECLARATION__=1 +-D__HAS_LOCATED_WITH_INIT__=1 +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 27 2022" +-D__TIME__="10:15:33" +-D__STDC__=1 +-D__STDC_VERSION__=199901L +-D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 +-D__EDG_IA64_ABI=1 +-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 +-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 +-D__EDG_TYPE_TRAITS_ENABLED=1 +-D__EDG__=1 +-D__EDG_VERSION__=409 +-D__EDG_SIZE_TYPE__=unsigned short +-D__EDG_PTRDIFF_TYPE__=short +-D__EDG_DELTA_TYPE=short +-D__EDG_IA64_VTABLE_ENTRY_TYPE=short +-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short +-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1 +-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1 +-D__EDG_ABI_COMPATIBILITY_VERSION=9999 +-D__EDG_ABI_CHANGES_FOR_RTTI=1 +-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1 +-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1 +-D__EDG_BSD=0 +-D__EDG_SYSV=0 +-D__EDG_ANSIC=1 +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" +-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) +-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 ) +-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_MEMORY_LIST3__(_P1, _P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 ) +-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_PTR_MEMORY_LIST3__(_P1, _P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 ) +-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_PTR_MEMORY_LIST3__(_P1, _P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 ) +-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__VAR_MEMORY_LIST3__(_P1, _P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 ) +-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 ) +-D__HEAP_MEMORY_LIST3__(_P1, _P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 ) +-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 ) +-D__TOPM_DATA_MEMORY_LIST1__()= +-D__TOPM_DATA_MEMORY_LIST2__(_P1)= +-D__TOPM_DATA_MEMORY_LIST3__(_P1, _P2)= +-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 ) +-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__TOPP_DATA_MEMORY_LIST3__(_P1, _P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__DATA_MEM0_SIZE_TYPE__=unsigned int +-D__DATA_MEM0_INDEX_TYPE__=signed int diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_uart1.o b/LOCK_STM8_BF/user/Debug/Obj/stm8s_uart1.o new file mode 100644 index 0000000..c05bd02 Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_uart1.o differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_uart1.pbi b/LOCK_STM8_BF/user/Debug/Obj/stm8s_uart1.pbi new file mode 100644 index 0000000..0c82e2b Binary files /dev/null and b/LOCK_STM8_BF/user/Debug/Obj/stm8s_uart1.pbi differ diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_uart1.pbi.cout b/LOCK_STM8_BF/user/Debug/Obj/stm8s_uart1.pbi.cout new file mode 100644 index 0000000..7631276 --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Obj/stm8s_uart1.pbi.cout @@ -0,0 +1,288 @@ +"E:\STM8\LockStm8BF\LOCK_STM8_BF\lib\src\stm8s_uart1.c" +-std=c99 +-ferror-limit=100 +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\LockStm8BF\LOCK_STM8_BF\user\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\src +-I +E:\STM8\4_EXT_INT_1PORT\LOCK_STM8_BF\user +-D__CHAR_BITS__=8 +-D__CHAR_MAX__=0xff +-D__CHAR_MIN__=0 +-D__CHAR_SIZE__=1 +-D__UNSIGNED_CHAR_MAX__=0xff +-D__SIGNED_CHAR_MAX__=127 +-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) +-D__CHAR_ALIGN__=1 +-D__SHORT_SIZE__=2 +-D__UNSIGNED_SHORT_MAX__=0xffffU +-D__SIGNED_SHORT_MAX__=32767 +-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) +-D__SHORT_ALIGN__=1 +-D__INT_SIZE__=2 +-D__UNSIGNED_INT_MAX__=0xffffU +-D__SIGNED_INT_MAX__=32767 +-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1) +-D__INT_ALIGN__=1 +-D__LONG_SIZE__=4 +-D__UNSIGNED_LONG_MAX__=0xffffffffUL +-D__SIGNED_LONG_MAX__=2147483647L +-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1) +-D__LONG_ALIGN__=1 +-D__LONG_LONG_SIZE__=4 +-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffULL +-D__SIGNED_LONG_LONG_MAX__=2147483647LL +-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1) +-D__LONG_LONG_ALIGN__=1 +-D__INT8_T_TYPE__=signed char +-D__INT8_T_MAX__=127 +-D__INT8_T_MIN__=(-__INT8_T_MAX__-1) +-D__UINT8_T_TYPE__=unsigned char +-D__UINT8_T_MAX__=0xff +-D__INT8_SIZE_PREFIX__="hh" +-D__INT16_T_TYPE__=signed int +-D__INT16_T_MAX__=32767 +-D__INT16_T_MIN__=(-__INT16_T_MAX__-1) +-D__UINT16_T_TYPE__=unsigned int +-D__UINT16_T_MAX__=0xffffU +-D__INT16_SIZE_PREFIX__="" +-D__INT32_T_TYPE__=signed long int +-D__INT32_T_MAX__=2147483647L +-D__INT32_T_MIN__=(-__INT32_T_MAX__-1) +-D__UINT32_T_TYPE__=unsigned long int +-D__UINT32_T_MAX__=0xffffffffUL +-D__INT32_SIZE_PREFIX__="l" +-D__INT_LEAST8_T_TYPE__=signed char +-D__INT_LEAST8_T_MAX__=127 +-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1) +-D__UINT_LEAST8_T_TYPE__=unsigned char +-D__UINT_LEAST8_T_MAX__=0xff +-D__INT8_C_SUFFIX__= +-D__UINT8_C_SUFFIX__= +-D__INT_LEAST8_SIZE_PREFIX__="hh" +-D__INT_LEAST16_T_TYPE__=signed int +-D__INT_LEAST16_T_MAX__=32767 +-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1) +-D__UINT_LEAST16_T_TYPE__=unsigned int +-D__UINT_LEAST16_T_MAX__=0xffffU +-D__INT16_C_SUFFIX__= +-D__UINT16_C_SUFFIX__=U +-D__INT_LEAST16_SIZE_PREFIX__="" +-D__INT_LEAST32_T_TYPE__=signed long int +-D__INT_LEAST32_T_MAX__=2147483647L +-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1) +-D__UINT_LEAST32_T_TYPE__=unsigned long int +-D__UINT_LEAST32_T_MAX__=0xffffffffUL +-D__INT32_C_SUFFIX__=L +-D__UINT32_C_SUFFIX__=UL +-D__INT_LEAST32_SIZE_PREFIX__="l" +-D__INT_FAST8_T_TYPE__=signed char +-D__INT_FAST8_T_MAX__=127 +-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1) +-D__UINT_FAST8_T_TYPE__=unsigned char +-D__UINT_FAST8_T_MAX__=0xff +-D__INT_FAST8_SIZE_PREFIX__="hh" +-D__INT_FAST16_T_TYPE__=signed int +-D__INT_FAST16_T_MAX__=32767 +-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1) +-D__UINT_FAST16_T_TYPE__=unsigned int +-D__UINT_FAST16_T_MAX__=0xffffU +-D__INT_FAST16_SIZE_PREFIX__="" +-D__INT_FAST32_T_TYPE__=signed long int +-D__INT_FAST32_T_MAX__=2147483647L +-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1) +-D__UINT_FAST32_T_TYPE__=unsigned long int +-D__UINT_FAST32_T_MAX__=0xffffffffUL +-D__INT_FAST32_SIZE_PREFIX__="l" +-D__INTMAX_T_TYPE__=signed long int +-D__INTMAX_T_MAX__=2147483647L +-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1) +-D__UINTMAX_T_TYPE__=unsigned long int +-D__UINTMAX_T_MAX__=0xffffffffUL +-D__INTMAX_C_SUFFIX__=L +-D__UINTMAX_C_SUFFIX__=UL +-D__INTMAX_SIZE_PREFIX__="l" +-D__FLOAT_SIZE__=4 +-D__FLOAT_ALIGN__=1 +-D__DOUBLE_SIZE__=4 +-D__DOUBLE_ALIGN__=1 +-D__LONG_DOUBLE_SIZE__=4 +-D__LONG_DOUBLE_ALIGN__=1 +-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 +-D__SUBNORMAL_FLOATING_POINTS__=1 +-D__SIZE_T_TYPE__=unsigned short int +-D__SIZE_T_MAX__=0xffffU +-D__PTRDIFF_T_TYPE__=signed short int +-D__PTRDIFF_T_MAX__=32767 +-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) +-D__INTPTR_T_TYPE__=signed short int +-D__INTPTR_T_MAX__=32767 +-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) +-D__UINTPTR_T_TYPE__=unsigned short int +-D__UINTPTR_T_MAX__=0xffffU +-D__INTPTR_SIZE_PREFIX__="h" +-D__JMP_BUF_ELEMENT_TYPE__=unsigned char +-D__JMP_BUF_NUM_ELEMENTS__=28 +-D__TID__=0x3800 +-D__VER__=210 +-D__SUBVERSION__=1 +-D__BUILD_NUMBER__=148 +-D__IAR_SYSTEMS_ICC__=8 +-D__VA_STACK_DECREASING__=1 +-D__VA_STACK_ALIGN__=1 +-D__VA_STACK_ALIGN_EXTRA_BEFORE__=1 +-D__LITTLE_ENDIAN__=0 +-D__BOOL_TYPE__=unsigned char +-D__WCHAR_T_TYPE__=unsigned short int +-D__WCHAR_T_SIZE__=2 +-D__WCHAR_T_MAX__=0xffffU +-D__DEF_PTR_MEM__=__near +-D__CODE_MEM0__=__near_func +-D__CODE_MEM0_POINTER_OK__=1 +-D__CODE_MEM0_UNIQUE_POINTER__=1 +-D__CODE_MEM0_VAR_OK__=1 +-D__DATA_MEM0__=__tiny +-D__DATA_MEM0_POINTER_OK__=1 +-D__DATA_MEM0_UNIQUE_POINTER__=1 +-D__DATA_MEM0_VAR_OK__=1 +-D__DATA_MEM0_INTPTR_TYPE__=signed char +-D__DATA_MEM0_UINTPTR_TYPE__=unsigned char +-D__DATA_MEM0_INTPTR_SIZE_PREFIX__="hh" +-D__DATA_MEM0_MAX_SIZE__=0xff +-D__DATA_MEM1__=__near +-D__DATA_MEM1_POINTER_OK__=1 +-D__DATA_MEM1_UNIQUE_POINTER__=1 +-D__DATA_MEM1_VAR_OK__=1 +-D__DATA_MEM1_INDEX_TYPE__=short +-D__DATA_MEM1_SIZE_TYPE__=unsigned short +-D__DATA_MEM1_INTPTR_TYPE__=short int +-D__DATA_MEM1_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM1_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM1_MAX_SIZE__=0xffff +-D__DATA_MEM1_HEAP_SEGMENT__="HEAP" +-D__DATA_MEM1_PAGE_SIZE__=0 +-D__DATA_MEM1_HEAP__=1 +-D__DATA_MEM2__=__far +-D__DATA_MEM2_POINTER_OK__=1 +-D__DATA_MEM2_UNIQUE_POINTER__=1 +-D__DATA_MEM2_VAR_OK__=1 +-D__DATA_MEM2_INDEX_TYPE__=short +-D__DATA_MEM2_SIZE_TYPE__=unsigned short +-D__DATA_MEM2_INTPTR_TYPE__=long int +-D__DATA_MEM2_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM2_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM2_MAX_SIZE__=0xffff +-D__DATA_MEM3__=__huge +-D__DATA_MEM3_POINTER_OK__=1 +-D__DATA_MEM3_UNIQUE_POINTER__=1 +-D__DATA_MEM3_VAR_OK__=1 +-D__DATA_MEM3_INDEX_TYPE__=long +-D__DATA_MEM3_SIZE_TYPE__=unsigned long +-D__DATA_MEM3_INTPTR_TYPE__=long int +-D__DATA_MEM3_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM3_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM3_MAX_SIZE__=0xffffffff +-D__DATA_MEM4__=__eeprom +-D__DATA_MEM4_POINTER_OK__=1 +-D__DATA_MEM4_UNIQUE_POINTER__=1 +-D__DATA_MEM4_VAR_OK__=1 +-D__DATA_MEM4_INDEX_TYPE__=short +-D__DATA_MEM4_SIZE_TYPE__=unsigned short +-D__DATA_MEM4_INTPTR_TYPE__=short int +-D__DATA_MEM4_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM4_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM4_MAX_SIZE__=0xffff +-D__HEAP_MEM0__=1 +-D__MULTIPLE_HEAPS__=0 +-D__DEF_HEAP_MEM__=__near +-D__MULTIPLE_INHERITANCE__=1 +-D_RTSL_COMPARE_T=unsigned char +-D__CODE_MODEL__=__SMALL_CODE_MODEL__ +-D__CORE__=__STM8__ +-D__DATA_MODEL__=__MEDIUM_DATA_MODEL__ +-D__ICCSTM8__=1 +-D__LARGE_CODE_MODEL__=3 +-D__LARGE_DATA_MODEL__=3 +-D__MEDIUM_CODE_MODEL__=2 +-D__MEDIUM_DATA_MODEL__=2 +-D__SMALL_CODE_MODEL__=1 +-D__SMALL_DATA_MODEL__=1 +-D__STM8__=1 +-D__PLAIN_INT_BITFIELD_IS_SIGNED__=1 +-D__HAS_WEAK__=1 +-D__HAS_LOCATED_DECLARATION__=1 +-D__HAS_LOCATED_WITH_INIT__=1 +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 30 2022" +-D__TIME__="16:31:15" +-D__STDC__=1 +-D__STDC_VERSION__=199901L +-D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 +-D__EDG_IA64_ABI=1 +-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 +-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 +-D__EDG_TYPE_TRAITS_ENABLED=1 +-D__EDG__=1 +-D__EDG_VERSION__=409 +-D__EDG_SIZE_TYPE__=unsigned short +-D__EDG_PTRDIFF_TYPE__=short +-D__EDG_DELTA_TYPE=short +-D__EDG_IA64_VTABLE_ENTRY_TYPE=short +-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short +-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1 +-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1 +-D__EDG_ABI_COMPATIBILITY_VERSION=9999 +-D__EDG_ABI_CHANGES_FOR_RTTI=1 +-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1 +-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1 +-D__EDG_BSD=0 +-D__EDG_SYSV=0 +-D__EDG_ANSIC=1 +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" +-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) +-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 ) +-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_MEMORY_LIST3__(_P1, _P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 ) +-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_PTR_MEMORY_LIST3__(_P1, _P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 ) +-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_PTR_MEMORY_LIST3__(_P1, _P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 ) +-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__VAR_MEMORY_LIST3__(_P1, _P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 ) +-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 ) +-D__HEAP_MEMORY_LIST3__(_P1, _P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 ) +-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 ) +-D__TOPM_DATA_MEMORY_LIST1__()= +-D__TOPM_DATA_MEMORY_LIST2__(_P1)= +-D__TOPM_DATA_MEMORY_LIST3__(_P1, _P2)= +-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 ) +-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__TOPP_DATA_MEMORY_LIST3__(_P1, _P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__DATA_MEM0_SIZE_TYPE__=unsigned int +-D__DATA_MEM0_INDEX_TYPE__=signed int diff --git a/LOCK_STM8_BF/user/Debug/Obj/stm8s_uart2.pbi.cout b/LOCK_STM8_BF/user/Debug/Obj/stm8s_uart2.pbi.cout new file mode 100644 index 0000000..bf35af4 --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Obj/stm8s_uart2.pbi.cout @@ -0,0 +1,284 @@ +"E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\lib\src\stm8s_uart2.c" +-std=c99 +-ferror-limit=100 +-I +../../4_EXT_INT_1PORT\lib\inc +-I +../../4_EXT_INT_1PORT\user +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c +-I +../../4_EXT_INT_1PORT\lib\inc +-I +../../4_EXT_INT_1PORT\user +-D__CHAR_BITS__=8 +-D__CHAR_MAX__=0xff +-D__CHAR_MIN__=0 +-D__CHAR_SIZE__=1 +-D__UNSIGNED_CHAR_MAX__=0xff +-D__SIGNED_CHAR_MAX__=127 +-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) +-D__CHAR_ALIGN__=1 +-D__SHORT_SIZE__=2 +-D__UNSIGNED_SHORT_MAX__=0xffffU +-D__SIGNED_SHORT_MAX__=32767 +-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) +-D__SHORT_ALIGN__=1 +-D__INT_SIZE__=2 +-D__UNSIGNED_INT_MAX__=0xffffU +-D__SIGNED_INT_MAX__=32767 +-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1) +-D__INT_ALIGN__=1 +-D__LONG_SIZE__=4 +-D__UNSIGNED_LONG_MAX__=0xffffffffUL +-D__SIGNED_LONG_MAX__=2147483647L +-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1) +-D__LONG_ALIGN__=1 +-D__LONG_LONG_SIZE__=4 +-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffULL +-D__SIGNED_LONG_LONG_MAX__=2147483647LL +-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1) +-D__LONG_LONG_ALIGN__=1 +-D__INT8_T_TYPE__=signed char +-D__INT8_T_MAX__=127 +-D__INT8_T_MIN__=(-__INT8_T_MAX__-1) +-D__UINT8_T_TYPE__=unsigned char +-D__UINT8_T_MAX__=0xff +-D__INT8_SIZE_PREFIX__="hh" +-D__INT16_T_TYPE__=signed int +-D__INT16_T_MAX__=32767 +-D__INT16_T_MIN__=(-__INT16_T_MAX__-1) +-D__UINT16_T_TYPE__=unsigned int +-D__UINT16_T_MAX__=0xffffU +-D__INT16_SIZE_PREFIX__="" +-D__INT32_T_TYPE__=signed long int +-D__INT32_T_MAX__=2147483647L +-D__INT32_T_MIN__=(-__INT32_T_MAX__-1) +-D__UINT32_T_TYPE__=unsigned long int +-D__UINT32_T_MAX__=0xffffffffUL +-D__INT32_SIZE_PREFIX__="l" +-D__INT_LEAST8_T_TYPE__=signed char +-D__INT_LEAST8_T_MAX__=127 +-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1) +-D__UINT_LEAST8_T_TYPE__=unsigned char +-D__UINT_LEAST8_T_MAX__=0xff +-D__INT8_C_SUFFIX__= +-D__UINT8_C_SUFFIX__= +-D__INT_LEAST8_SIZE_PREFIX__="hh" +-D__INT_LEAST16_T_TYPE__=signed int +-D__INT_LEAST16_T_MAX__=32767 +-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1) +-D__UINT_LEAST16_T_TYPE__=unsigned int +-D__UINT_LEAST16_T_MAX__=0xffffU +-D__INT16_C_SUFFIX__= +-D__UINT16_C_SUFFIX__=U +-D__INT_LEAST16_SIZE_PREFIX__="" +-D__INT_LEAST32_T_TYPE__=signed long int +-D__INT_LEAST32_T_MAX__=2147483647L +-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1) +-D__UINT_LEAST32_T_TYPE__=unsigned long int +-D__UINT_LEAST32_T_MAX__=0xffffffffUL +-D__INT32_C_SUFFIX__=L +-D__UINT32_C_SUFFIX__=UL +-D__INT_LEAST32_SIZE_PREFIX__="l" +-D__INT_FAST8_T_TYPE__=signed char +-D__INT_FAST8_T_MAX__=127 +-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1) +-D__UINT_FAST8_T_TYPE__=unsigned char +-D__UINT_FAST8_T_MAX__=0xff +-D__INT_FAST8_SIZE_PREFIX__="hh" +-D__INT_FAST16_T_TYPE__=signed int +-D__INT_FAST16_T_MAX__=32767 +-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1) +-D__UINT_FAST16_T_TYPE__=unsigned int +-D__UINT_FAST16_T_MAX__=0xffffU +-D__INT_FAST16_SIZE_PREFIX__="" +-D__INT_FAST32_T_TYPE__=signed long int +-D__INT_FAST32_T_MAX__=2147483647L +-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1) +-D__UINT_FAST32_T_TYPE__=unsigned long int +-D__UINT_FAST32_T_MAX__=0xffffffffUL +-D__INT_FAST32_SIZE_PREFIX__="l" +-D__INTMAX_T_TYPE__=signed long int +-D__INTMAX_T_MAX__=2147483647L +-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1) +-D__UINTMAX_T_TYPE__=unsigned long int +-D__UINTMAX_T_MAX__=0xffffffffUL +-D__INTMAX_C_SUFFIX__=L +-D__UINTMAX_C_SUFFIX__=UL +-D__INTMAX_SIZE_PREFIX__="l" +-D__FLOAT_SIZE__=4 +-D__FLOAT_ALIGN__=1 +-D__DOUBLE_SIZE__=4 +-D__DOUBLE_ALIGN__=1 +-D__LONG_DOUBLE_SIZE__=4 +-D__LONG_DOUBLE_ALIGN__=1 +-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 +-D__SUBNORMAL_FLOATING_POINTS__=1 +-D__SIZE_T_TYPE__=unsigned short int +-D__SIZE_T_MAX__=0xffffU +-D__PTRDIFF_T_TYPE__=signed short int +-D__PTRDIFF_T_MAX__=32767 +-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) +-D__INTPTR_T_TYPE__=signed short int +-D__INTPTR_T_MAX__=32767 +-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) +-D__UINTPTR_T_TYPE__=unsigned short int +-D__UINTPTR_T_MAX__=0xffffU +-D__INTPTR_SIZE_PREFIX__="h" +-D__JMP_BUF_ELEMENT_TYPE__=unsigned char +-D__JMP_BUF_NUM_ELEMENTS__=28 +-D__TID__=0x3800 +-D__VER__=210 +-D__SUBVERSION__=1 +-D__BUILD_NUMBER__=148 +-D__IAR_SYSTEMS_ICC__=8 +-D__VA_STACK_DECREASING__=1 +-D__VA_STACK_ALIGN__=1 +-D__VA_STACK_ALIGN_EXTRA_BEFORE__=1 +-D__LITTLE_ENDIAN__=0 +-D__BOOL_TYPE__=unsigned char +-D__WCHAR_T_TYPE__=unsigned short int +-D__WCHAR_T_SIZE__=2 +-D__WCHAR_T_MAX__=0xffffU +-D__DEF_PTR_MEM__=__near +-D__CODE_MEM0__=__near_func +-D__CODE_MEM0_POINTER_OK__=1 +-D__CODE_MEM0_UNIQUE_POINTER__=1 +-D__CODE_MEM0_VAR_OK__=1 +-D__DATA_MEM0__=__tiny +-D__DATA_MEM0_POINTER_OK__=1 +-D__DATA_MEM0_UNIQUE_POINTER__=1 +-D__DATA_MEM0_VAR_OK__=1 +-D__DATA_MEM0_INTPTR_TYPE__=signed char +-D__DATA_MEM0_UINTPTR_TYPE__=unsigned char +-D__DATA_MEM0_INTPTR_SIZE_PREFIX__="hh" +-D__DATA_MEM0_MAX_SIZE__=0xff +-D__DATA_MEM1__=__near +-D__DATA_MEM1_POINTER_OK__=1 +-D__DATA_MEM1_UNIQUE_POINTER__=1 +-D__DATA_MEM1_VAR_OK__=1 +-D__DATA_MEM1_INDEX_TYPE__=short +-D__DATA_MEM1_SIZE_TYPE__=unsigned short +-D__DATA_MEM1_INTPTR_TYPE__=short int +-D__DATA_MEM1_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM1_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM1_MAX_SIZE__=0xffff +-D__DATA_MEM1_HEAP_SEGMENT__="HEAP" +-D__DATA_MEM1_PAGE_SIZE__=0 +-D__DATA_MEM1_HEAP__=1 +-D__DATA_MEM2__=__far +-D__DATA_MEM2_POINTER_OK__=1 +-D__DATA_MEM2_UNIQUE_POINTER__=1 +-D__DATA_MEM2_VAR_OK__=1 +-D__DATA_MEM2_INDEX_TYPE__=short +-D__DATA_MEM2_SIZE_TYPE__=unsigned short +-D__DATA_MEM2_INTPTR_TYPE__=long int +-D__DATA_MEM2_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM2_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM2_MAX_SIZE__=0xffff +-D__DATA_MEM3__=__huge +-D__DATA_MEM3_POINTER_OK__=1 +-D__DATA_MEM3_UNIQUE_POINTER__=1 +-D__DATA_MEM3_VAR_OK__=1 +-D__DATA_MEM3_INDEX_TYPE__=long +-D__DATA_MEM3_SIZE_TYPE__=unsigned long +-D__DATA_MEM3_INTPTR_TYPE__=long int +-D__DATA_MEM3_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM3_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM3_MAX_SIZE__=0xffffffff +-D__DATA_MEM4__=__eeprom +-D__DATA_MEM4_POINTER_OK__=1 +-D__DATA_MEM4_UNIQUE_POINTER__=1 +-D__DATA_MEM4_VAR_OK__=1 +-D__DATA_MEM4_INDEX_TYPE__=short +-D__DATA_MEM4_SIZE_TYPE__=unsigned short +-D__DATA_MEM4_INTPTR_TYPE__=short int +-D__DATA_MEM4_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM4_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM4_MAX_SIZE__=0xffff +-D__HEAP_MEM0__=1 +-D__MULTIPLE_HEAPS__=0 +-D__DEF_HEAP_MEM__=__near +-D__MULTIPLE_INHERITANCE__=1 +-D_RTSL_COMPARE_T=unsigned char +-D__CODE_MODEL__=__SMALL_CODE_MODEL__ +-D__CORE__=__STM8__ +-D__DATA_MODEL__=__MEDIUM_DATA_MODEL__ +-D__ICCSTM8__=1 +-D__LARGE_CODE_MODEL__=3 +-D__LARGE_DATA_MODEL__=3 +-D__MEDIUM_CODE_MODEL__=2 +-D__MEDIUM_DATA_MODEL__=2 +-D__SMALL_CODE_MODEL__=1 +-D__SMALL_DATA_MODEL__=1 +-D__STM8__=1 +-D__PLAIN_INT_BITFIELD_IS_SIGNED__=1 +-D__HAS_WEAK__=1 +-D__HAS_LOCATED_DECLARATION__=1 +-D__HAS_LOCATED_WITH_INIT__=1 +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 5 2022" +-D__TIME__="21:50:38" +-D__STDC__=1 +-D__STDC_VERSION__=199901L +-D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 +-D__EDG_IA64_ABI=1 +-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 +-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 +-D__EDG_TYPE_TRAITS_ENABLED=1 +-D__EDG__=1 +-D__EDG_VERSION__=409 +-D__EDG_SIZE_TYPE__=unsigned short +-D__EDG_PTRDIFF_TYPE__=short +-D__EDG_DELTA_TYPE=short +-D__EDG_IA64_VTABLE_ENTRY_TYPE=short +-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short +-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1 +-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1 +-D__EDG_ABI_COMPATIBILITY_VERSION=9999 +-D__EDG_ABI_CHANGES_FOR_RTTI=1 +-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1 +-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1 +-D__EDG_BSD=0 +-D__EDG_SYSV=0 +-D__EDG_ANSIC=1 +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" +-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) +-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 ) +-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_MEMORY_LIST3__(_P1, _P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 ) +-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_PTR_MEMORY_LIST3__(_P1, _P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 ) +-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_PTR_MEMORY_LIST3__(_P1, _P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 ) +-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__VAR_MEMORY_LIST3__(_P1, _P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 ) +-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 ) +-D__HEAP_MEMORY_LIST3__(_P1, _P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 ) +-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 ) +-D__TOPM_DATA_MEMORY_LIST1__()= +-D__TOPM_DATA_MEMORY_LIST2__(_P1)= +-D__TOPM_DATA_MEMORY_LIST3__(_P1, _P2)= +-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 ) +-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__TOPP_DATA_MEMORY_LIST3__(_P1, _P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__DATA_MEM0_SIZE_TYPE__=unsigned int +-D__DATA_MEM0_INDEX_TYPE__=signed int diff --git a/LOCK_STM8_BF/user/Debug/Obj/uart.pbi.cout b/LOCK_STM8_BF/user/Debug/Obj/uart.pbi.cout new file mode 100644 index 0000000..3e9a420 --- /dev/null +++ b/LOCK_STM8_BF/user/Debug/Obj/uart.pbi.cout @@ -0,0 +1,284 @@ +"E:\STM8\4_EXT_INT_1PORT\4_EXT_INT_1PORT\user\uart.c" +-std=c99 +-ferror-limit=100 +-I +../../4_EXT_INT_1PORT\lib\inc +-I +../../4_EXT_INT_1PORT\user +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc +-I +C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\inc\c +-I +../../4_EXT_INT_1PORT\lib\inc +-I +../../4_EXT_INT_1PORT\user +-D__CHAR_BITS__=8 +-D__CHAR_MAX__=0xff +-D__CHAR_MIN__=0 +-D__CHAR_SIZE__=1 +-D__UNSIGNED_CHAR_MAX__=0xff +-D__SIGNED_CHAR_MAX__=127 +-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1) +-D__CHAR_ALIGN__=1 +-D__SHORT_SIZE__=2 +-D__UNSIGNED_SHORT_MAX__=0xffffU +-D__SIGNED_SHORT_MAX__=32767 +-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1) +-D__SHORT_ALIGN__=1 +-D__INT_SIZE__=2 +-D__UNSIGNED_INT_MAX__=0xffffU +-D__SIGNED_INT_MAX__=32767 +-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1) +-D__INT_ALIGN__=1 +-D__LONG_SIZE__=4 +-D__UNSIGNED_LONG_MAX__=0xffffffffUL +-D__SIGNED_LONG_MAX__=2147483647L +-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1) +-D__LONG_ALIGN__=1 +-D__LONG_LONG_SIZE__=4 +-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffULL +-D__SIGNED_LONG_LONG_MAX__=2147483647LL +-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1) +-D__LONG_LONG_ALIGN__=1 +-D__INT8_T_TYPE__=signed char +-D__INT8_T_MAX__=127 +-D__INT8_T_MIN__=(-__INT8_T_MAX__-1) +-D__UINT8_T_TYPE__=unsigned char +-D__UINT8_T_MAX__=0xff +-D__INT8_SIZE_PREFIX__="hh" +-D__INT16_T_TYPE__=signed int +-D__INT16_T_MAX__=32767 +-D__INT16_T_MIN__=(-__INT16_T_MAX__-1) +-D__UINT16_T_TYPE__=unsigned int +-D__UINT16_T_MAX__=0xffffU +-D__INT16_SIZE_PREFIX__="" +-D__INT32_T_TYPE__=signed long int +-D__INT32_T_MAX__=2147483647L +-D__INT32_T_MIN__=(-__INT32_T_MAX__-1) +-D__UINT32_T_TYPE__=unsigned long int +-D__UINT32_T_MAX__=0xffffffffUL +-D__INT32_SIZE_PREFIX__="l" +-D__INT_LEAST8_T_TYPE__=signed char +-D__INT_LEAST8_T_MAX__=127 +-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1) +-D__UINT_LEAST8_T_TYPE__=unsigned char +-D__UINT_LEAST8_T_MAX__=0xff +-D__INT8_C_SUFFIX__= +-D__UINT8_C_SUFFIX__= +-D__INT_LEAST8_SIZE_PREFIX__="hh" +-D__INT_LEAST16_T_TYPE__=signed int +-D__INT_LEAST16_T_MAX__=32767 +-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1) +-D__UINT_LEAST16_T_TYPE__=unsigned int +-D__UINT_LEAST16_T_MAX__=0xffffU +-D__INT16_C_SUFFIX__= +-D__UINT16_C_SUFFIX__=U +-D__INT_LEAST16_SIZE_PREFIX__="" +-D__INT_LEAST32_T_TYPE__=signed long int +-D__INT_LEAST32_T_MAX__=2147483647L +-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1) +-D__UINT_LEAST32_T_TYPE__=unsigned long int +-D__UINT_LEAST32_T_MAX__=0xffffffffUL +-D__INT32_C_SUFFIX__=L +-D__UINT32_C_SUFFIX__=UL +-D__INT_LEAST32_SIZE_PREFIX__="l" +-D__INT_FAST8_T_TYPE__=signed char +-D__INT_FAST8_T_MAX__=127 +-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1) +-D__UINT_FAST8_T_TYPE__=unsigned char +-D__UINT_FAST8_T_MAX__=0xff +-D__INT_FAST8_SIZE_PREFIX__="hh" +-D__INT_FAST16_T_TYPE__=signed int +-D__INT_FAST16_T_MAX__=32767 +-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1) +-D__UINT_FAST16_T_TYPE__=unsigned int +-D__UINT_FAST16_T_MAX__=0xffffU +-D__INT_FAST16_SIZE_PREFIX__="" +-D__INT_FAST32_T_TYPE__=signed long int +-D__INT_FAST32_T_MAX__=2147483647L +-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1) +-D__UINT_FAST32_T_TYPE__=unsigned long int +-D__UINT_FAST32_T_MAX__=0xffffffffUL +-D__INT_FAST32_SIZE_PREFIX__="l" +-D__INTMAX_T_TYPE__=signed long int +-D__INTMAX_T_MAX__=2147483647L +-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1) +-D__UINTMAX_T_TYPE__=unsigned long int +-D__UINTMAX_T_MAX__=0xffffffffUL +-D__INTMAX_C_SUFFIX__=L +-D__UINTMAX_C_SUFFIX__=UL +-D__INTMAX_SIZE_PREFIX__="l" +-D__FLOAT_SIZE__=4 +-D__FLOAT_ALIGN__=1 +-D__DOUBLE_SIZE__=4 +-D__DOUBLE_ALIGN__=1 +-D__LONG_DOUBLE_SIZE__=4 +-D__LONG_DOUBLE_ALIGN__=1 +-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0 +-D__SUBNORMAL_FLOATING_POINTS__=1 +-D__SIZE_T_TYPE__=unsigned short int +-D__SIZE_T_MAX__=0xffffU +-D__PTRDIFF_T_TYPE__=signed short int +-D__PTRDIFF_T_MAX__=32767 +-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1) +-D__INTPTR_T_TYPE__=signed short int +-D__INTPTR_T_MAX__=32767 +-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1) +-D__UINTPTR_T_TYPE__=unsigned short int +-D__UINTPTR_T_MAX__=0xffffU +-D__INTPTR_SIZE_PREFIX__="h" +-D__JMP_BUF_ELEMENT_TYPE__=unsigned char +-D__JMP_BUF_NUM_ELEMENTS__=28 +-D__TID__=0x3800 +-D__VER__=210 +-D__SUBVERSION__=1 +-D__BUILD_NUMBER__=148 +-D__IAR_SYSTEMS_ICC__=8 +-D__VA_STACK_DECREASING__=1 +-D__VA_STACK_ALIGN__=1 +-D__VA_STACK_ALIGN_EXTRA_BEFORE__=1 +-D__LITTLE_ENDIAN__=0 +-D__BOOL_TYPE__=unsigned char +-D__WCHAR_T_TYPE__=unsigned short int +-D__WCHAR_T_SIZE__=2 +-D__WCHAR_T_MAX__=0xffffU +-D__DEF_PTR_MEM__=__near +-D__CODE_MEM0__=__near_func +-D__CODE_MEM0_POINTER_OK__=1 +-D__CODE_MEM0_UNIQUE_POINTER__=1 +-D__CODE_MEM0_VAR_OK__=1 +-D__DATA_MEM0__=__tiny +-D__DATA_MEM0_POINTER_OK__=1 +-D__DATA_MEM0_UNIQUE_POINTER__=1 +-D__DATA_MEM0_VAR_OK__=1 +-D__DATA_MEM0_INTPTR_TYPE__=signed char +-D__DATA_MEM0_UINTPTR_TYPE__=unsigned char +-D__DATA_MEM0_INTPTR_SIZE_PREFIX__="hh" +-D__DATA_MEM0_MAX_SIZE__=0xff +-D__DATA_MEM1__=__near +-D__DATA_MEM1_POINTER_OK__=1 +-D__DATA_MEM1_UNIQUE_POINTER__=1 +-D__DATA_MEM1_VAR_OK__=1 +-D__DATA_MEM1_INDEX_TYPE__=short +-D__DATA_MEM1_SIZE_TYPE__=unsigned short +-D__DATA_MEM1_INTPTR_TYPE__=short int +-D__DATA_MEM1_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM1_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM1_MAX_SIZE__=0xffff +-D__DATA_MEM1_HEAP_SEGMENT__="HEAP" +-D__DATA_MEM1_PAGE_SIZE__=0 +-D__DATA_MEM1_HEAP__=1 +-D__DATA_MEM2__=__far +-D__DATA_MEM2_POINTER_OK__=1 +-D__DATA_MEM2_UNIQUE_POINTER__=1 +-D__DATA_MEM2_VAR_OK__=1 +-D__DATA_MEM2_INDEX_TYPE__=short +-D__DATA_MEM2_SIZE_TYPE__=unsigned short +-D__DATA_MEM2_INTPTR_TYPE__=long int +-D__DATA_MEM2_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM2_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM2_MAX_SIZE__=0xffff +-D__DATA_MEM3__=__huge +-D__DATA_MEM3_POINTER_OK__=1 +-D__DATA_MEM3_UNIQUE_POINTER__=1 +-D__DATA_MEM3_VAR_OK__=1 +-D__DATA_MEM3_INDEX_TYPE__=long +-D__DATA_MEM3_SIZE_TYPE__=unsigned long +-D__DATA_MEM3_INTPTR_TYPE__=long int +-D__DATA_MEM3_UINTPTR_TYPE__=unsigned long int +-D__DATA_MEM3_INTPTR_SIZE_PREFIX__="l" +-D__DATA_MEM3_MAX_SIZE__=0xffffffff +-D__DATA_MEM4__=__eeprom +-D__DATA_MEM4_POINTER_OK__=1 +-D__DATA_MEM4_UNIQUE_POINTER__=1 +-D__DATA_MEM4_VAR_OK__=1 +-D__DATA_MEM4_INDEX_TYPE__=short +-D__DATA_MEM4_SIZE_TYPE__=unsigned short +-D__DATA_MEM4_INTPTR_TYPE__=short int +-D__DATA_MEM4_UINTPTR_TYPE__=unsigned short int +-D__DATA_MEM4_INTPTR_SIZE_PREFIX__="h" +-D__DATA_MEM4_MAX_SIZE__=0xffff +-D__HEAP_MEM0__=1 +-D__MULTIPLE_HEAPS__=0 +-D__DEF_HEAP_MEM__=__near +-D__MULTIPLE_INHERITANCE__=1 +-D_RTSL_COMPARE_T=unsigned char +-D__CODE_MODEL__=__SMALL_CODE_MODEL__ +-D__CORE__=__STM8__ +-D__DATA_MODEL__=__MEDIUM_DATA_MODEL__ +-D__ICCSTM8__=1 +-D__LARGE_CODE_MODEL__=3 +-D__LARGE_DATA_MODEL__=3 +-D__MEDIUM_CODE_MODEL__=2 +-D__MEDIUM_DATA_MODEL__=2 +-D__SMALL_CODE_MODEL__=1 +-D__SMALL_DATA_MODEL__=1 +-D__STM8__=1 +-D__PLAIN_INT_BITFIELD_IS_SIGNED__=1 +-D__HAS_WEAK__=1 +-D__HAS_LOCATED_DECLARATION__=1 +-D__HAS_LOCATED_WITH_INIT__=1 +-D__IAR_COMPILERBASE__=594179 +-D_GOANNA=1 +-D__DATE__="May 5 2022" +-D__TIME__="22:01:56" +-D__STDC__=1 +-D__STDC_VERSION__=199901L +-D__STDC_HOSTED__=1 +-D__STDC_NO_VLA__=1 +-D__STDC_NO_ATOMICS__=1 +-D__EDG_IA64_ABI=1 +-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1 +-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1 +-D__EDG_TYPE_TRAITS_ENABLED=1 +-D__EDG__=1 +-D__EDG_VERSION__=409 +-D__EDG_SIZE_TYPE__=unsigned short +-D__EDG_PTRDIFF_TYPE__=short +-D__EDG_DELTA_TYPE=short +-D__EDG_IA64_VTABLE_ENTRY_TYPE=short +-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short +-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1 +-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1 +-D__EDG_ABI_COMPATIBILITY_VERSION=9999 +-D__EDG_ABI_CHANGES_FOR_RTTI=1 +-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1 +-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1 +-D__EDG_BSD=0 +-D__EDG_SYSV=0 +-D__EDG_ANSIC=1 +-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1 +-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\LIB\dlstm8smn.h" +-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 7.0\\stm8\\LIB\\dlstm8smn.h" +-D__VERSION__="IAR C/C++ Compiler V2.10.1.148 for STM8" +-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 ) +-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_MEMORY_LIST3__(_P1, _P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 ) +-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_MEMORY_LIST3__(_P1, _P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 ) +-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 ) +-D__CODE_PTR_MEMORY_LIST3__(_P1, _P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 ) +-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 ) +-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__DATA_PTR_MEMORY_LIST3__(_P1, _P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 ) +-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 ) +-D__VAR_MEMORY_LIST3__(_P1, _P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 ) +-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 ) +-D__HEAP_MEMORY_LIST3__(_P1, _P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 ) +-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ ) +-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 ) +-D__TOPM_DATA_MEMORY_LIST1__()= +-D__TOPM_DATA_MEMORY_LIST2__(_P1)= +-D__TOPM_DATA_MEMORY_LIST3__(_P1, _P2)= +-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 ) +-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 ) +-D__TOPP_DATA_MEMORY_LIST3__(_P1, _P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 ) +-D__DATA_MEM0_SIZE_TYPE__=unsigned int +-D__DATA_MEM0_INDEX_TYPE__=signed int diff --git a/LOCK_STM8_BF/user/EXT_INT_1PORT.dep b/LOCK_STM8_BF/user/EXT_INT_1PORT.dep new file mode 100644 index 0000000..b9ea175 --- /dev/null +++ b/LOCK_STM8_BF/user/EXT_INT_1PORT.dep @@ -0,0 +1,359 @@ + + + + 2 + 3414446075 + + Debug + + $PROJ_DIR$\..\lib\src\stm8s_tim1.c + $PROJ_DIR$\..\lib\inc\stm8s_clk.h + $TOOLKIT_DIR$\inc\c\DLib_Product.h + $TOOLKIT_DIR$\inc\c\intrinsics.h + $PROJ_DIR$\Debug\Exe\EXT_INT_1PORT.s19 + $PROJ_DIR$\..\lib\src\stm8s_gpio.c + $PROJ_DIR$\..\lib\src\stm8s_uart1.c + $PROJ_DIR$\stm8s_conf.h + $PROJ_DIR$\..\lib\src\stm8s_beep.c + $PROJ_DIR$\..\lib\src\stm8s_tim4.c + $PROJ_DIR$\..\lib\src\stm8s_exti.c + $PROJ_DIR$\..\lib\src\stm8s_clk.c + $PROJ_DIR$\main.c + $TOOLKIT_DIR$\inc\c\ysizet.h + $PROJ_DIR$\..\lib\inc\stm8s_uart1.h + $TOOLKIT_DIR$\inc\c\xencoding_limits.h + $PROJ_DIR$\stm8s_it.h + $PROJ_DIR$\..\lib\inc\stm8s_i2c.h + $PROJ_DIR$\..\lib\inc\stm8s_tim4.h + $PROJ_DIR$\..\lib\inc\stm8s.h + $PROJ_DIR$\..\lib\inc\stm8s_tim2.h + $PROJ_DIR$\..\lib\inc\stm8s_spi.h + $PROJ_DIR$\..\lib\inc\stm8s_uart2.h + $PROJ_DIR$\..\lib\inc\stm8s_rst.h + $TOOLKIT_DIR$\inc\c\ystdio.h + $PROJ_DIR$\..\lib\inc\stm8s_wwdg.h + $PROJ_DIR$\..\lib\inc\stm8s_adc1.h + $TOOLKIT_DIR$\inc\c\DLib_Threads.h + $TOOLKIT_DIR$\inc\c\stdbool.h + $PROJ_DIR$\Debug\Obj\stm8s_tim1.pbi + $PROJ_DIR$\Debug\Obj\stm8s_clk.o + $TOOLKIT_DIR$\inc\c\stdio.h + $TOOLKIT_DIR$\inc\c\yvals.h + $TOOLKIT_DIR$\config\lnkstm8s003f3.icf + $PROJ_DIR$\Debug\Obj\uart.pbi + $PROJ_DIR$\Debug\Obj\stm8s_it.pbi + $PROJ_DIR$\stm8s_it.c + $PROJ_DIR$\..\lib\inc\stm8s_exti.h + $PROJ_DIR$\Debug\Obj\stm8s_gpio.pbi + $PROJ_DIR$\Debug\Obj\stm8s_tim4.pbi + $PROJ_DIR$\..\lib\inc\stm8s_gpio.h + $PROJ_DIR$\stm8s103_serial.h + $TOOLKIT_DIR$\inc\c\DLib_Defaults.h + $TOOLKIT_DIR$\lib\dlstm8smn.h + $PROJ_DIR$\..\lib\src\stm8s_uart2.c + $PROJ_DIR$\Debug\Obj\stm8s_tim4.o + $TOOLKIT_DIR$\inc\c\ycheck.h + $PROJ_DIR$\..\lib\inc\stm8s_flash.h + $PROJ_DIR$\Debug\Obj\EXT_INT_1PORT.pbd + $PROJ_DIR$\uart.h + $PROJ_DIR$\Debug\Exe\EXT_INT_1PORT.out + $TOOLKIT_DIR$\inc\c\string.h + $PROJ_DIR$\Debug\Obj\stm8s_uart1.pbi + $PROJ_DIR$\..\lib\inc\stm8s_itc.h + $PROJ_DIR$\..\lib\inc\stm8s_tim1.h + $PROJ_DIR$\Debug\Obj\stm8s_clk.pbi + $PROJ_DIR$\Debug\Obj\main.pbi + $PROJ_DIR$\Debug\Obj\stm8s_uart1.o + $PROJ_DIR$\Debug\Obj\stm8s_exti.o + $PROJ_DIR$\..\lib\inc\stm8s_beep.h + $TOOLKIT_DIR$\lib\dbgstm8smd.a + $PROJ_DIR$\..\lib\src\stm8s_tim6.c + $PROJ_DIR$\uart.c + $TOOLKIT_DIR$\lib\dlstm8smn.a + $PROJ_DIR$\..\lib\inc\stm8s_awu.h + $PROJ_DIR$\Debug\Obj\stm8s_beep.pbi + $PROJ_DIR$\Debug\Obj\stm8s_exti.pbi + $PROJ_DIR$\Debug\Obj\uart.o + $PROJ_DIR$\Debug\Obj\main.o + $PROJ_DIR$\Debug\Obj\stm8s_gpio.o + $PROJ_DIR$\..\lib\inc\stm8s_iwdg.h + $PROJ_DIR$\Debug\Obj\stm8s_tim6.pbi + $PROJ_DIR$\Debug\Obj\stm8s_uart2.o + $PROJ_DIR$\..\lib\inc\stm8s_tim6.h + $PROJ_DIR$\Debug\Obj\stm8s_tim1.o + $PROJ_DIR$\Debug\Obj\stm8s_uart2.pbi + $PROJ_DIR$\Debug\Obj\stm8s_beep.o + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_wwdg.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_tim2.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_adc1.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_beep.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_i2c.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_flash.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_iwdg.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_awu.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_exti.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_tim1.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_uart1.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_gpio.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_tim4.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_itc.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_rst.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_spi.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\user\stm8s_conf.h + $PROJ_DIR$\..\..\..\4_EXT_INT_1PORT\LOCK_STM8_BF\lib\inc\stm8s_clk.h + + + [ROOT_NODE] + + + ILINK + 50 + + + + + $PROJ_DIR$\..\lib\src\stm8s_tim1.c + + + ICCSTM8 + 74 + + + BICOMP + 29 + + + + + $PROJ_DIR$\..\lib\src\stm8s_gpio.c + + + ICCSTM8 + 69 + + + BICOMP + 38 + + + + + $PROJ_DIR$\..\lib\src\stm8s_uart1.c + + + ICCSTM8 + 57 + + + BICOMP + 52 + + + + + $PROJ_DIR$\..\lib\src\stm8s_beep.c + + + ICCSTM8 + 76 + + + BICOMP + 65 + + + + + $PROJ_DIR$\..\lib\src\stm8s_tim4.c + + + ICCSTM8 + 45 + + + BICOMP + 39 + + + + + $PROJ_DIR$\..\lib\src\stm8s_exti.c + + + ICCSTM8 + 58 + + + BICOMP + 66 + + + + + $PROJ_DIR$\..\lib\src\stm8s_clk.c + + + ICCSTM8 + 30 + + + BICOMP + 55 + + + + + BICOMP + 93 95 92 81 84 82 83 78 77 94 3 79 80 85 88 90 91 86 89 87 + + + + + $PROJ_DIR$\main.c + + + ICCSTM8 + 68 + + + BICOMP + 56 + + + + + BICOMP + 46 49 43 13 27 32 28 31 51 42 2 24 15 + + + + + $PROJ_DIR$\stm8s_it.c + + + BICOMP + 35 + + + + + BICOMP + 46 25 64 19 70 47 20 16 1 17 21 42 2 41 7 3 26 59 37 40 53 23 54 18 14 13 27 43 32 31 24 15 + + + + + $PROJ_DIR$\..\lib\src\stm8s_uart2.c + + + ICCSTM8 + 72 + + + BICOMP + 75 + + + + + $PROJ_DIR$\Debug\Exe\EXT_INT_1PORT.out + + + OBJCOPY + 4 + + + + + ILINK + 33 68 76 30 58 69 74 45 57 63 60 + + + + + $PROJ_DIR$\..\lib\src\stm8s_tim6.c + + + BICOMP + 71 + + + + + BICOMP + 19 20 47 64 70 25 1 17 21 7 3 26 59 37 40 53 23 54 18 14 73 + + + + + $PROJ_DIR$\uart.c + + + ICCSTM8 + 67 + + + BICOMP + 34 + + + + + BICOMP + 18 19 40 59 23 22 7 3 26 37 53 54 14 1 64 47 17 70 21 20 25 49 + + + + + $PROJ_DIR$\..\lib\src\stm8s_tim1.c + ICCSTM8 + + + $PROJ_DIR$\..\lib\src\stm8s_gpio.c + ICCSTM8 + + + $PROJ_DIR$\..\lib\src\stm8s_uart1.c + ICCSTM8 + + + $PROJ_DIR$\..\lib\src\stm8s_beep.c + ICCSTM8 + + + $PROJ_DIR$\..\lib\src\stm8s_tim4.c + ICCSTM8 + + + $PROJ_DIR$\..\lib\src\stm8s_exti.c + ICCSTM8 + + + $PROJ_DIR$\..\lib\src\stm8s_clk.c + ICCSTM8 + + + $PROJ_DIR$\main.c + ICCSTM8 + + + $PROJ_DIR$\stm8s_it.c + ICCSTM8 + + + $PROJ_DIR$\..\lib\src\stm8s_tim6.c + ICCSTM8 + + + + Release + + + [MULTI_TOOL] + ILINK + + + + + diff --git a/LOCK_STM8_BF/user/EXT_INT_1PORT.ewd b/LOCK_STM8_BF/user/EXT_INT_1PORT.ewd new file mode 100644 index 0000000..e54f91e --- /dev/null +++ b/LOCK_STM8_BF/user/EXT_INT_1PORT.ewd @@ -0,0 +1,465 @@ + + + + 2 + + Debug + + STM8 + + 1 + + C-SPY + 1 + + 1 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + SIMULATOR_STM8 + 1 + + 0 + 1 + 1 + + + + + STICE_STM8 + 3 + + 2 + 1 + 1 + + + + + + + + + + + + + STLINK_STM8 + 3 + + 2 + 1 + 1 + + + + + + + + + + + + + $TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin + 0 + + + $EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin + 1 + + + $EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin + 0 + + + $EW_DIR$\common\plugins\SymList\SymList.ENU.ewplugin + 1 + + + $EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin + 0 + + + + + Release + + STM8 + + 0 + + C-SPY + 1 + + 1 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + SIMULATOR_STM8 + 1 + + 0 + 1 + 0 + + + + + STICE_STM8 + 3 + + 2 + 1 + 0 + + + + + + + + + + + + + STLINK_STM8 + 3 + + 2 + 1 + 0 + + + + + + + + + + + + + $TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin + 0 + + + $EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin + 1 + + + $EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin + 0 + + + $EW_DIR$\common\plugins\SymList\SymList.ENU.ewplugin + 1 + + + $EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin + 0 + + + + + + diff --git a/LOCK_STM8_BF/user/EXT_INT_1PORT.ewp b/LOCK_STM8_BF/user/EXT_INT_1PORT.ewp new file mode 100644 index 0000000..d7a20c9 --- /dev/null +++ b/LOCK_STM8_BF/user/EXT_INT_1PORT.ewp @@ -0,0 +1,1632 @@ + + + + 2 + + Debug + + STM8 + + 1 + + General + 4 + + 2 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + ICCSTM8 + 3 + + 9 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + ASTM8 + 3 + + 2 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + OBJCOPY + 0 + + 0 + 1 + 1 + + + + + + + + + CUSTOM + 3 + + + + + + + BICOMP + 0 + + + + BUILDACTION + 1 + + + + + + + ILINK + 3 + + 2 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + IARCHIVE + 3 + + 0 + 1 + 1 + + + + + + + BILINK + 0 + + + + + Release + + STM8 + + 0 + + General + 4 + + 2 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + ICCSTM8 + 3 + + 9 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + ASTM8 + 3 + + 2 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + OBJCOPY + 0 + + 0 + 1 + 0 + + + + + + + + + CUSTOM + 3 + + + + + + + BICOMP + 0 + + + + BUILDACTION + 1 + + + + + + + ILINK + 3 + + 2 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + IARCHIVE + 3 + + 0 + 1 + 0 + + + + + + + BILINK + 0 + + + + + Debug + + + lib + + $PROJ_DIR$\..\lib\src\stm8s_clk.c + + + $PROJ_DIR$\..\lib\src\stm8s_exti.c + + + $PROJ_DIR$\..\lib\src\stm8s_gpio.c + + + + user + + $PROJ_DIR$\main.c + + + $PROJ_DIR$\stm8s_conf.h + + + $PROJ_DIR$\stm8s_it.h + + + + $PROJ_DIR$\..\lib\src\stm8s_beep.c + + + $PROJ_DIR$\..\lib\src\stm8s_tim1.c + + + $PROJ_DIR$\..\lib\src\stm8s_tim4.c + + + $PROJ_DIR$\..\lib\src\stm8s_uart1.c + + + + diff --git a/LOCK_STM8_BF/user/EXT_INT_1PORT.ewt b/LOCK_STM8_BF/user/EXT_INT_1PORT.ewt new file mode 100644 index 0000000..eadfc86 --- /dev/null +++ b/LOCK_STM8_BF/user/EXT_INT_1PORT.ewt @@ -0,0 +1,67 @@ + + + + 2 + + Debug + + STM8 + + 1 + + C-STAT + 1 + + + + + Release + + STM8 + + 0 + + C-STAT + 1 + + + + + lib + + $PROJ_DIR$\..\lib\src\stm8s_clk.c + + + $PROJ_DIR$\..\lib\src\stm8s_exti.c + + + $PROJ_DIR$\..\lib\src\stm8s_gpio.c + + + + user + + $PROJ_DIR$\main.c + + + $PROJ_DIR$\stm8s_conf.h + + + $PROJ_DIR$\stm8s_it.h + + + + $PROJ_DIR$\..\lib\src\stm8s_beep.c + + + $PROJ_DIR$\..\lib\src\stm8s_tim1.c + + + $PROJ_DIR$\..\lib\src\stm8s_tim4.c + + + $PROJ_DIR$\..\lib\src\stm8s_uart1.c + + + + diff --git a/LOCK_STM8_BF/user/LOCK_STM_BF.eww b/LOCK_STM8_BF/user/LOCK_STM_BF.eww new file mode 100644 index 0000000..3a71c89 --- /dev/null +++ b/LOCK_STM8_BF/user/LOCK_STM_BF.eww @@ -0,0 +1,10 @@ + + + + + $WS_DIR$\EXT_INT_1PORT.ewp + + + + + diff --git a/LOCK_STM8_BF/user/main.c b/LOCK_STM8_BF/user/main.c new file mode 100644 index 0000000..f027cc3 --- /dev/null +++ b/LOCK_STM8_BF/user/main.c @@ -0,0 +1,262 @@ +//===============> Version lockBF version 1.1 30/5/2022 stm8s Suported by Thaonv <=====================// +#include "stm8s.h" +#include "stdbool.h" +#include "stm8s_uart2.h" +#include "stdio.h" +#include "uart.h" +#include +#define relay GPIOD,GPIO_PIN_2 //Set Relay 1 Pin +#define relay_2 GPIOD,GPIO_PIN_3 //Set Relay 1 Pin +#define Light GPIOD,GPIO_PIN_4 //Set light 1 Pin +#define button GPIOC,GPIO_PIN_5 //set button pin +#define button_2 GPIOA,GPIO_PIN_3 //set button pin +uint16_t time_delay =6; +uint16_t countFlagRelay_2 = 0; +uint16_t countFlagRelay_1 = 0; +char input; +char rx_indx; +char rx_buffer[10]; +char str3[]="tdoor"; +char t[2]; +/* Private defines -----------------------------------------------------------*/ +bool relay_stt = false; +bool relay_stt2 = false; +bool test2 = false; +bool kickFlag_2 = false; +bool kickFlag_1 = false; +void Delayms_timer4(uint16_t time_delay); +void CLK_Cofiguration(void); +void GPIO_Configuration(void); +void Exint_Cofiguration(void); +void control(void); +void onled(void); +void offled(void); +char Serial_read_char(void); +char Serial_print (char string[]); +void Serial_print_string (char[]); +void Serial_print_int (int number) ; +void UART_Configuration(void); +void UARTPrintf(char *message); +void uart_isr(void); +void empty_buffer(uint8_t *buffer,uint16_t size); +void test1(void); +void gets_UART1(unsigned char *string); +void Timer1_int_Configuration(void); + +//////////////// +/* Private functions -- +-------------------------------------------------------*/ +INTERRUPT_HANDLER(EXTI_PORTC_IRQHandler, 5) +{ + GPIO_WriteHigh(relay); + Serial_print_string("open_1\n\r"); + relay_stt=true; +} +INTERRUPT_HANDLER(EXTI_PORTA_IRQHandler, 3) +{ + GPIO_WriteHigh(relay_2); + Serial_print_string("open_2\n\r"); + relay_stt2=true; +} +INTERRUPT_HANDLER(UART1_RX_IRQHandler, 18) +{ + input=Serial_read_char(); + if(input=='\n') { + rx_buffer[rx_indx] = '\0'; + rx_indx = 0; + if(strcmp(rx_buffer,"1")==0){ + Serial_print_string("open_1\n"); + relay_stt=true; + }else if(strcmp(rx_buffer,"2")==0){ + Serial_print_string("open_2\n"); + relay_stt2=true; + }else if(strcmp(rx_buffer,"3")==0){ + Serial_print_string("open_3\n"); // on led + onled(); + }else if(strcmp(rx_buffer,"4")==0){ + Serial_print_string("open_4\n"); + offled(); // off led + } + else if(strncmp(rx_buffer,str3,5)==0){ + strncpy( t, rx_buffer+6, 2 ); + t[2]='\0'; + time_delay = atoi(t); + } + + } else { + rx_buffer[rx_indx]=input; + rx_indx++; + } +} +INTERRUPT_HANDLER(TIM1_UPD_OVF_TRG_BRK_IRQHandler, 11) +{ + if(kickFlag_2 ==true){ + countFlagRelay_2 ++; + if(countFlagRelay_2>=time_delay){ + countFlagRelay_2=0; + kickFlag_2=false; + GPIO_WriteLow(relay_2); + } + } + if(kickFlag_1 ==true){ + countFlagRelay_1 ++; + if(countFlagRelay_1>=time_delay){ + countFlagRelay_1=0; + kickFlag_1=false; + GPIO_WriteLow(relay); + } + } + TIM1_ClearITPendingBit(TIM1_IT_UPDATE); // clear flag update interrup(TIM1_SR1) +} + void Serial_print_int (int number) //Funtion to print int value to serial monitor + { + char count = 0; + char digit[5] = ""; + + while (number != 0) //split the int to char array + { + digit[count] = number%10; + count++; + number = number/10; + } + + while (count !=0) //print char array in correct direction + { + UART1_SendData8(digit[count-1] + 0x30); + while (UART1_GetFlagStatus(UART1_FLAG_TXE) == RESET); //wait for sending + count--; + } + } +char Serial_read_char(void) + { + + while (UART1_GetFlagStatus(UART1_FLAG_TXE) == RESET) + UART1_ClearFlag(UART1_FLAG_RXNE); + return (UART1_ReceiveData8()); + } + + void Serial_print_string (char string[]) + { + char i=0; + while (string[i] != 0x00) + { + UART1_SendData8(string[i]); + while (UART1_GetFlagStatus(UART1_FLAG_TXE) == RESET); + i++; + } + } + void onled(){ + GPIO_WriteHigh(Light); + } + void offled(){ + GPIO_WriteLow(Light); + } +void main(void) +{ + CLK_Cofiguration(); + GPIO_Configuration(); + Exint_Cofiguration(); + UART_Configuration(); + Timer1_int_Configuration(); + while (1) + { + control(); + } +} +void control(){ + if(relay_stt==true){ + GPIO_WriteHigh(GPIOD,GPIO_PIN_3); // on relay2 + kickFlag_1 = true; + relay_stt = false; + } + if(relay_stt2==true){ + GPIO_WriteHigh(GPIOD,GPIO_PIN_2); // on relay + kickFlag_2 = true; + relay_stt2 = false; + } +} +void CLK_Cofiguration(void) +{ +CLK_HSIPrescalerConfig(CLK_PRESCALER_HSIDIV1); +} +void GPIO_Configuration(void) +{ + GPIO_DeInit(GPIOD); // reset all register port D + GPIO_Init(relay, GPIO_MODE_OUT_PP_LOW_FAST); //config pin PD2 of portD with mode push pull speed 2Mhz + GPIO_Init(relay_2, GPIO_MODE_OUT_PP_LOW_FAST);//config pin PD3 of portD with mode push pull speed 2Mhz + GPIO_Init(Light, GPIO_MODE_OUT_PP_LOW_FAST); +} +void Exint_Cofiguration(void) +{ + GPIO_DeInit(GPIOC); + GPIO_DeInit(GPIOA); // reset all register port c + GPIO_Init(button, GPIO_MODE_IN_PU_IT); // config pin PC5 is input, pull up , interupt + GPIO_DeInit(GPIOA); // reset all register port A + GPIO_Init(button_2, GPIO_MODE_IN_PU_IT); // config pin PA3 is input, pull up , interupt + EXTI_DeInit(); // reset all register interupt + EXTI_SetExtIntSensitivity(EXTI_PORT_GPIOC,EXTI_SENSITIVITY_RISE_ONLY); // set interupt is edge up or edge down + EXTI_SetExtIntSensitivity(EXTI_PORT_GPIOA,EXTI_SENSITIVITY_RISE_ONLY); // set interupt is edge up or edge down + enableInterrupts(); // Enable interrupt. +} +void UART_Configuration(void) +{ + UART1_DeInit(); // reset lai toan bo thanh ghi trong uart + UART1_Init((u32)9600, UART1_WORDLENGTH_8D, UART1_STOPBITS_1, UART1_PARITY_NO, + UART1_SYNCMODE_CLOCK_DISABLE, UART1_MODE_TXRX_ENABLE); // cai dat toc do baund la , 1bit stop, k su dung nit chan le, khong su dung chan clock, su dung ca 2 chan Tx,Rx + UART1_ITConfig(UART1_IT_RXNE_OR, ENABLE); // cau hinh la ngat nhan UART + UART1_Cmd(ENABLE); // cho phep chay UART. + enableInterrupts(); // cho phep ngat toan cuc + +} +/////////////////////////// +void Timer1_int_Configuration(void) +{ + TIM1_DeInit(); // reset all resgister timer1 + CLK_PeripheralClockConfig(CLK_PERIPHERAL_TIMER1, ENABLE); // provide clock for timer1 + TIM1_TimeBaseInit(15999,TIM1_COUNTERMODE_UP, 1000,0); // config frequency interrupt PSC= 15999+1 =16000, ARR = 1000 -> F_interrupt = 16*10^6 / 16000/1000 = 1Hz = 1s + TIM1_ARRPreloadConfig(ENABLE); // enable register auto reload active - over counter -> reset counter + TIM1_ITConfig(TIM1_IT_UPDATE,ENABLE); // ennable over inerrupt + TIM1_ClearFlag(TIM1_FLAG_UPDATE); // clear flag over counter for firttime run + TIM1_Cmd(ENABLE); // enable timer active + enableInterrupts(); // enable global interrupt +} + +void Delayms_timer4(uint16_t time_delay) +{ + /* Init TIMER 4 */ + CLK_PeripheralClockConfig(CLK_PERIPHERAL_TIMER4, ENABLE); // enable clock timer 4 + TIM4_TimeBaseInit(TIM4_PRESCALER_64, 250); // set frequence timer 4 la 16*10^6/64/250 = 1000Hz + TIM4_SetCounter(0); // set counter value = 0 //set counter ve gia tri ban dau =0 + TIM4_ClearFlag(TIM4_FLAG_UPDATE); // clear flag update timer4(when over timer = 1) clear 0 + TIM4_Cmd(ENABLE); // enable timer // enable timer hoat dong + while(time_delay--) // tan so la 1000Hz -> khi lap lai 1000 lan la 1Hz = 1s + { + while(TIM4_GetFlagStatus(TIM4_FLAG_UPDATE)== 0) ; // watting over timer exit whiles + TIM4_ClearFlag(TIM4_FLAG_UPDATE); // clear timer for next counter + } +/* Disable Counter */ + TIM4_Cmd(DISABLE); // sau khi delay xong, disable timer. + CLK_PeripheralClockConfig(CLK_PERIPHERAL_TIMER4, DISABLE);// Disable clock for timer when finish delay + +} +#ifdef USE_FULL_ASSERT + +/** + * @brief Reports the name of the source file and the source line number + * where the assert_param error has occurred. + * @param file: pointer to the source file name + * @param line: assert_param error line source number + * @retval : None + */ +void assert_failed(u8* file, u32 line) +{ + /* User can add his own implementation to report the file name and line number, + ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */ + + /* Infinite loop */ + while (1) + { + } +} +#endif + diff --git a/LOCK_STM8_BF/user/main_30_5.c b/LOCK_STM8_BF/user/main_30_5.c new file mode 100644 index 0000000..efc46af --- /dev/null +++ b/LOCK_STM8_BF/user/main_30_5.c @@ -0,0 +1,298 @@ +//===============> Version lockBF version 1.0 26/5/2022 stm8s Suported by Thaonv <=====================// +#include "stm8s.h" +#include "stdbool.h" +#include "stm8s_uart2.h" +#include "stdio.h" +#include "uart.h" +#include +#define relay GPIOD,GPIO_PIN_2 //Set Relay 1 Pin +#define relay_2 GPIOD,GPIO_PIN_3 //Set Relay 1 Pin +#define Light GPIOD,GPIO_PIN_4 //Set light 1 Pin +#define button GPIOC,GPIO_PIN_5 //set button pin +#define button_2 GPIOA,GPIO_PIN_3 //set button pin +uint16_t time_delay =10000; +// uint16_t time_delay2 =2000; +char input; +char rx_indx; +char rx_buffer[10]; +char str3[]="tdoor"; +int t1=10; +// char c[10]; +char t[2]; +/* Private defines -----------------------------------------------------------*/ +bool relay_stt = false; +bool relay_stt2 = false; +bool test2 = false; + +void Delayms_timer4(uint16_t time_delay); +void CLK_Cofiguration(void); +void GPIO_Configuration(void); +void Exint_Cofiguration(void); +void control(void); +void ngat(void); +void test(void); +void readbt(void); +void onled(void); +void offled(void); +char Serial_read_char(void); +char Serial_print (char string[]); +//void S erial_print_string (char string[]) +void Serial_print_string (char[]); +void Serial_print_int (int number) ; +void UART_Configuration(void); +void UARTPrintf(char *message); +void uart_isr(void); +void empty_buffer(uint8_t *buffer,uint16_t size); +void test1(void); +void gets_UART1(unsigned char *string); +// void Timer1_int_Configuration(void); +void Timer1_int_Configuration(uint16_t time_delay2); +//////////////// +/* Private functions -- +-------------------------------------------------------*/ +INTERRUPT_HANDLER(EXTI_PORTC_IRQHandler, 5) +{ + GPIO_WriteHigh(relay); + Serial_print_string("open_1\n\r"); + relay_stt=true; +} +INTERRUPT_HANDLER(EXTI_PORTA_IRQHandler, 3) +{ + GPIO_WriteHigh(relay_2); + Serial_print_string("open_2\n\r"); + relay_stt2=true; +} +INTERRUPT_HANDLER(UART1_RX_IRQHandler, 18) +{ + input=Serial_read_char(); + if(input=='\n') { + rx_buffer[rx_indx] = '\0'; + rx_indx = 0; + // Serial_print_string(rx_buffer); + if(strcmp(rx_buffer,"1")==0){ + GPIO_WriteHigh(GPIOD,GPIO_PIN_2); // on relay1 + Serial_print_string("open_1\n"); + relay_stt=true; + + }else if(strcmp(rx_buffer,"2")==0){ + GPIO_WriteHigh(GPIOD,GPIO_PIN_3); // on relay2 + Serial_print_string("open_2\n"); + relay_stt2=true; + + }else if(strcmp(rx_buffer,"3")==0){ + Serial_print_string("open_3\n\r"); // on led + onled(); + }else if(strcmp(rx_buffer,"4")==0){ + Serial_print_string("open_4\n\r"); + offled(); // off led + } + else if(strncmp(rx_buffer,str3,5)==0){ + strncpy( t, rx_buffer+6, 2 ); + t[2]='\0'; + // Serial_print_string(t); + t1 = atoi(t); + time_delay=t1*1000; + // Serial_print_int(time_delay); + } + + } else { + rx_buffer[rx_indx]=input; + rx_indx++; + } +} +INTERRUPT_HANDLER(TIM4_UPD_OVF_IRQHandler, 23) +{ + control(); + // TIM4_ClearITPendingBit(TIM4_IT_UPDATE); + +} +// INTERRUPT_HANDLER(TIM1_UPD_OVF_TRG_BRK_IRQHandler, 11) +// { +// control(); +// // TIM1_ClearITPendingBit(TIM1_IT_UPDATE); +// } + void Serial_print_int (int number) //Funtion to print int value to serial monitor + { + char count = 0; + char digit[5] = ""; + + while (number != 0) //split the int to char array + { + digit[count] = number%10; + count++; + number = number/10; + } + + while (count !=0) //print char array in correct direction + { + UART1_SendData8(digit[count-1] + 0x30); + while (UART1_GetFlagStatus(UART1_FLAG_TXE) == RESET); //wait for sending + count--; + } + } +char Serial_read_char(void) + { + + while (UART1_GetFlagStatus(UART1_FLAG_TXE) == RESET) + UART1_ClearFlag(UART1_FLAG_RXNE); + return (UART1_ReceiveData8()); + } + + void Serial_print_string (char string[]) + { + char i=0; + while (string[i] != 0x00) + { + UART1_SendData8(string[i]); + while (UART1_GetFlagStatus(UART1_FLAG_TXE) == RESET); + i++; + } + } + void onled(){ + GPIO_WriteHigh(Light); + } + void offled(){ + GPIO_WriteLow(Light); + } +void main(void) +{ + CLK_Cofiguration(); + GPIO_Configuration(); + Exint_Cofiguration(); + UART_Configuration(); + // Timer1_int_Configuration(); + while (1) + { + // test(); + // control(); + } +} +// void test(){ +// GPIO_WriteHigh(GPIOD,GPIO_PIN_3); +// // Serial_print_string ("start \n"); +// // Delayms_timer4(1000); +// Timer1_int_Configuration(1); +// GPIO_WriteLow(GPIOD,GPIO_PIN_3); +// Timer1_int_Configuration(1); +// // Serial_print_string ("end \n"); +// // Delayms_timer4(1000); +// // Timer1_int_Configuration(1000); +// } + +void control(){ + if(relay_stt==true){ + Delayms_timer4(time_delay); + GPIO_WriteLow(relay); + Serial_print_string ("end \n"); + // TIM1_ClearFlag(TIM4_FLAG_UPDATE);TIM1_SetCounter(0); + + relay_stt = false; + } + if(relay_stt2==true){ + Timer1_int_Configuration(t1); + GPIO_WriteLow(relay_2); + // Serial_print_string ("end2 \n"); + + // TIM1_ClearFlag(TIM1_FLAG_UPDATE); + relay_stt2 = false; + } +} +void CLK_Cofiguration(void) +{ +CLK_HSIPrescalerConfig(CLK_PRESCALER_HSIDIV1); +} +void GPIO_Configuration(void) +{ + GPIO_DeInit(GPIOD); // reset all register port D + GPIO_Init(relay, GPIO_MODE_OUT_PP_LOW_FAST); //config pin PD2 of portD with mode push pull speed 2Mhz + GPIO_Init(relay_2, GPIO_MODE_OUT_PP_LOW_FAST);//config pin PD3 of portD with mode push pull speed 2Mhz + GPIO_Init(Light, GPIO_MODE_OUT_PP_LOW_FAST); +} +void Exint_Cofiguration(void) +{ + GPIO_DeInit(GPIOC); + GPIO_DeInit(GPIOA); // reset all register port c + GPIO_Init(button, GPIO_MODE_IN_PU_IT); // config pin PC5 is input, pull up , interupt + GPIO_DeInit(GPIOA); // reset all register port A + GPIO_Init(button_2, GPIO_MODE_IN_PU_IT); // config pin PA3 is input, pull up , interupt + EXTI_DeInit(); // reset all register interupt + EXTI_SetExtIntSensitivity(EXTI_PORT_GPIOC,EXTI_SENSITIVITY_RISE_ONLY); // set interupt is edge up or edge down + EXTI_SetExtIntSensitivity(EXTI_PORT_GPIOA,EXTI_SENSITIVITY_RISE_ONLY); // set interupt is edge up or edge down + enableInterrupts(); // Enable interrupt. +} +void UART_Configuration(void) +{ + UART1_DeInit(); // reset lai toan bo thanh ghi trong uart + UART1_Init((u32)9600, UART1_WORDLENGTH_8D, UART1_STOPBITS_1, UART1_PARITY_NO, + UART1_SYNCMODE_CLOCK_DISABLE, UART1_MODE_TXRX_ENABLE); // cai dat toc do baund la , 1bit stop, k su dung nit chan le, khong su dung chan clock, su dung ca 2 chan Tx,Rx + UART1_ITConfig(UART1_IT_RXNE_OR, ENABLE); // cau hinh la ngat nhan UART + UART1_Cmd(ENABLE); // cho phep chay UART. + enableInterrupts(); // cho phep ngat toan cuc + +} +/////////////////////////// + +void Timer1_int_Configuration(uint16_t time_delay2) +{ + Serial_print_string ("start rl2 \n"); + // TIM1_DeInit(); // reset all resgister timer1 + CLK_PeripheralClockConfig(CLK_PERIPHERAL_TIMER1, ENABLE); // provide clock for timer1 + // TIM1_TimeBaseInit(15999,TIM1_COUNTERMODE_UP, 1000,0); // config frequency interrupt PSC= 15999+1 =16000, ARR = 1000 -> F_interrupt = 16*10^6 / 16000/1000 = 1Hz = 1s + TIM1_TimeBaseInit(15999,TIM1_COUNTERMODE_UP, 1000,0); //timer freq = (clock CPU/16) -> 1bit = 1uS -> 92*1uS=92uS + // TIM1_ARRPreloadConfig(ENABLE); // enable register auto reload active - over counter -> reset counter + // TIM1_ITConfig(TIM1_IT_UPDATE,ENABLE); + TIM1_SetCounter(0); // ennable over inerrupt + TIM1_ClearFlag(TIM1_FLAG_UPDATE); // clear flag over counter for firttime run + TIM1_Cmd(ENABLE); // enable timer active + while(time_delay2--){ + while(TIM1_GetFlagStatus(TIM1_FLAG_UPDATE)==0); + TIM1_ClearFlag(TIM1_FLAG_UPDATE); + + } + TIM1_Cmd(DISABLE); // enable global interrupt + CLK_PeripheralClockConfig(CLK_PERIPHERAL_TIMER1, DISABLE); + Serial_print_string ("end rl2 \n"); +} +// void delay(uint16_t time_delay2){ + + +// } +void Delayms_timer4(uint16_t time_delay) +{ + /* Init TIMER 4 */ + CLK_PeripheralClockConfig(CLK_PERIPHERAL_TIMER4, ENABLE); // enable clock timer 4 + TIM4_TimeBaseInit(TIM4_PRESCALER_64, 250); // set frequence timer 4 la 16*10^6/64/250 = 1000Hz + TIM4_SetCounter(0); // set counter value = 0 //set counter ve gia tri ban dau =0 + TIM4_ClearFlag(TIM4_FLAG_UPDATE); // clear flag update timer4(when over timer = 1) clear 0 + TIM4_Cmd(ENABLE); // enable timer // enable timer hoat dong + while(time_delay--) // tan so la 1000Hz -> khi lap lai 1000 lan la 1Hz = 1s + { + while(TIM4_GetFlagStatus(TIM4_FLAG_UPDATE)== 0) ; // watting over timer exit whiles + TIM4_ClearFlag(TIM4_FLAG_UPDATE); // clear timer for next counter + } +/* Disable Counter */ + TIM4_Cmd(DISABLE); // sau khi delay xong, disable timer. + CLK_PeripheralClockConfig(CLK_PERIPHERAL_TIMER4, DISABLE);// Disable clock for timer when finish delay + +} +#ifdef USE_FULL_ASSERT + +/** + * @brief Reports the name of the source file and the source line number + * where the assert_param error has occurred. + * @param file: pointer to the source file name + * @param line: assert_param error line source number + * @retval : None + */ +void assert_failed(u8* file, u32 line) +{ + /* User can add his own implementation to report the file name and line number, + ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */ + + /* Infinite loop */ + while (1) + { + } +} +#endif + diff --git a/LOCK_STM8_BF/user/settings/EXT_INT_1PORT.Debug.cspy.bat b/LOCK_STM8_BF/user/settings/EXT_INT_1PORT.Debug.cspy.bat new file mode 100644 index 0000000..8d7c39c --- /dev/null +++ b/LOCK_STM8_BF/user/settings/EXT_INT_1PORT.Debug.cspy.bat @@ -0,0 +1,24 @@ +@REM This batch file has been generated by the IAR Embedded Workbench +@REM C-SPY Debugger, as an aid to preparing a command line for running +@REM the cspybat command line utility using the appropriate settings. +@REM +@REM Note that this file is generated every time a new debug session +@REM is initialized, so you may want to move or rename the file before +@REM making changes. +@REM +@REM You can launch cspybat by typing the name of this batch file followed +@REM by the name of the debug file (usually an ELF/DWARF or UBROF file). +@REM +@REM Read about available command line parameters in the C-SPY Debugging +@REM Guide. Hints about additional command line parameters that may be +@REM useful in specific cases: +@REM --download_only Downloads a code image without starting a debug +@REM session afterwards. +@REM --silent Omits the sign-on message. +@REM --timeout Limits the maximum allowed execution time. +@REM + + +"C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\common\bin\cspybat" "C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\bin\stm8proc.dll" "C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\bin\stm8stlink.dll" %1 --plugin "C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\bin\stm8bat.dll" --backend -B "-p" "C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\stm8\config\ddf\iostm8s003f3.ddf" "-d" "stlink" "--mcuname" "STM8S003F3" + + diff --git a/LOCK_STM8_BF/user/settings/EXT_INT_1PORT.cspy.bat b/LOCK_STM8_BF/user/settings/EXT_INT_1PORT.cspy.bat new file mode 100644 index 0000000..0646f43 --- /dev/null +++ b/LOCK_STM8_BF/user/settings/EXT_INT_1PORT.cspy.bat @@ -0,0 +1,24 @@ +@REM This batch file has been generated by the IAR Embedded Workbench +@REM C-SPY Debugger, as an aid to preparing a command line for running +@REM the cspybat command line utility using the appropriate settings. +@REM +@REM Note that this file is generated every time a new debug session +@REM is initialized, so you may want to move or rename the file before +@REM making changes. +@REM +@REM You can launch cspybat by typing the name of this batch file followed +@REM by the name of the debug file (usually an ELF/DWARF or UBROF file). +@REM +@REM Read about available command line parameters in the C-SPY Debugging +@REM Guide. Hints about additional command line parameters that may be +@REM useful in specific cases: +@REM --download_only Downloads a code image without starting a debug +@REM session afterwards. +@REM --silent Omits the sign-on message. +@REM --timeout Limits the maximum allowed execution time. +@REM + + +"C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\common\bin\cspybat" "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\bin\stm8proc.dll" "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\bin\stm8stlink.dll" %1 --plugin "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\bin\stm8bat.dll" --backend -B "-p" "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\stm8\config\ddf\iostm8s003f3.ddf" "-d" "stlink" "--mcuname" "STM8S003F3" + + diff --git a/LOCK_STM8_BF/user/settings/EXT_INT_1PORT.dbgdt b/LOCK_STM8_BF/user/settings/EXT_INT_1PORT.dbgdt new file mode 100644 index 0000000..6325d24 --- /dev/null +++ b/LOCK_STM8_BF/user/settings/EXT_INT_1PORT.dbgdt @@ -0,0 +1,81 @@ + + + + + + + + + 300201307 + + + + + + 2098026165300Debug-Log + + + + + + + 204272727 + + + + + + Disassembly_I0 + + + + 50020 + + + + 11 + + + + + + + + + TabID-20595-11599 + Workspace + Workspace + + + EXT_INT_1PORTEXT_INT_1PORT/OutputEXT_INT_1PORT/libEXT_INT_1PORT/user + + + + 0 + + + TabID-31344-11602 + Disassembly + Disassembly + + + + + 0TabID-25806-9770Debug LogDebug-Log0 + + + + + + TextEditor$WS_DIR$\main.c00000181524452440TextEditor$WS_DIR$\..\lib\src\stm8s_gpio.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_clk.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_exti.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_beep.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_tim4.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_uart1.c00000900TextEditor$WS_DIR$\..\lib\src\stm8s_tim6.c00000215718271820100000010000001 + + + + + + + iaridepm.enu1debuggergui.enu1-2-2729278-2-2280291145833291876145833733200-2-2729278-2-2280291145833291876145833733200-2-21991922-2-219242011002083201605104167201605 + + + + diff --git a/LOCK_STM8_BF/user/settings/EXT_INT_1PORT.dni b/LOCK_STM8_BF/user/settings/EXT_INT_1PORT.dni new file mode 100644 index 0000000..3a6aa7a --- /dev/null +++ b/LOCK_STM8_BF/user/settings/EXT_INT_1PORT.dni @@ -0,0 +1,66 @@ +[InterruptLog] +LogEnabled=0 +SumEnabled=0 +GraphEnabled=0 +ShowTimeLog=1 +ShowTimeSum=1 +SumSortOrder=0 +[DataLog] +LogEnabled=0 +SumEnabled=0 +GraphEnabled=0 +ShowTimeLog=1 +ShowTimeSum=1 +[Stack] +FillEnabled=0 +OverflowWarningsEnabled=1 +WarningThreshold=90 +SpWarningsEnabled=1 +WarnLogOnly=1 +UseTrigger=1 +TriggerName=main +LimitSize=0 +ByteLimit=50 +[Breakpoints2] +Count=0 +[Interrupts] +Enabled=1 +[MemoryMap] +Enabled=0 +Base=0 +UseAuto=0 +TypeViolation=1 +UnspecRange=1 +ActionState=1 +[Trace1] +Enabled=0 +ShowSource=1 +[DebugChecksum] +Checksum=-299567578 +[CallStack] +ShowArgs=0 +[Disassembly] +MixedMode=1 +[DataSample] +LogEnabled=0 +GraphEnabled=0 +ShowTimeLog=1 +ShowTimeSum=1 +[Log file] +LoggingEnabled=_ 0 +LogFile=_ "" +Category=_ 0 +[TermIOLog] +LoggingEnabled=_ 0 +LogFile=_ "" +[Breakpoints] +Bp0=_ "STD_CODE" "{$PROJ_DIR$\stm8s_it.c}.1.1" 0 0 0 0 "" 0 "" +Count=1 +[Aliases] +A0=_ "E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\lib\src\stm8s_gpio.c" "" +A1=_ "E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user\main.c" "" +A2=_ "E:\2. DU_AN\huong dan tao project stm8s\project\IAR\4_EXT_INT_1PORT\user\stm8s_it.c" "" +Count=3 +SuppressDialog=0 +[DebuggerSettings] +DisableInterruptsWhenStepping=0 diff --git a/LOCK_STM8_BF/user/settings/EXT_IN_1PORT.wsdt b/LOCK_STM8_BF/user/settings/EXT_IN_1PORT.wsdt new file mode 100644 index 0000000..72134fd --- /dev/null +++ b/LOCK_STM8_BF/user/settings/EXT_IN_1PORT.wsdt @@ -0,0 +1,67 @@ + + + + + + EXT_INT_1PORT/Debug + + + + + + + + + 118272727 + + + + + + + 2098026165 + + 191862 + + + + + + + TabID-14112-8650 + Workspace + Workspace + + + EXT_INT_1PORTEXT_INT_1PORT/libEXT_INT_1PORT/user + + + + 0 + + + TabID-19236-9577 + Build + Build + + + TabID-21356-2533Debug LogDebug-Log + + 0 + + + + + + TextEditor$WS_DIR$\main.c00000163473447340TextEditor$WS_DIR$\..\lib\src\stm8s_gpio.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_clk.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_exti.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_beep.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_tim4.c00000000TextEditor$WS_DIR$\..\lib\src\stm8s_uart1.c00000900TextEditor$WS_DIR$\..\lib\src\stm8s_tim6.c00000215718271820100000010000001 + + + + + + + iaridepm.enu1-2-2710192-2-215414680208146439101042690070-2-22421922-2-21924244100208324473480208146439 + + + + diff --git a/LOCK_STM8_BF/user/settings/EXT_IN_1PORT.wspos b/LOCK_STM8_BF/user/settings/EXT_IN_1PORT.wspos new file mode 100644 index 0000000..a158de4 --- /dev/null +++ b/LOCK_STM8_BF/user/settings/EXT_IN_1PORT.wspos @@ -0,0 +1,2 @@ +[MainWindow] +WindowPlacement=_ 1905 0 3841 1056 3 diff --git a/LOCK_STM8_BF/user/settings/LOCK_STM_BF.wsdt b/LOCK_STM8_BF/user/settings/LOCK_STM_BF.wsdt new file mode 100644 index 0000000..32ec4b4 --- /dev/null +++ b/LOCK_STM8_BF/user/settings/LOCK_STM_BF.wsdt @@ -0,0 +1,49 @@ + + + + + + EXT_INT_1PORT/Debug + + + + + + + + + 124272727 + + 20139537293 + + + + + + TabID-13550-13569 + Workspace + Workspace + + + EXT_INT_1PORTEXT_INT_1PORT/user + + + + 0TabID-21771-31223BuildBuild0 + + + + + + TextEditor$WS_DIR$\main.c00000612512500100000010000001 + + + + + + + iaridepm.enu1-2-2754198-2-2200200104167200602104167758275-2-21981922-2-219242001002083200602104167200602 + + + + diff --git a/LOCK_STM8_BF/user/settings/LOCK_STM_BF.wspos b/LOCK_STM8_BF/user/settings/LOCK_STM_BF.wspos new file mode 100644 index 0000000..aa83015 --- /dev/null +++ b/LOCK_STM8_BF/user/settings/LOCK_STM_BF.wspos @@ -0,0 +1,2 @@ +[MainWindow] +WindowPlacement=_ -8 -8 1928 1048 1 diff --git a/LOCK_STM8_BF/user/stm8s103_Serial.h b/LOCK_STM8_BF/user/stm8s103_Serial.h new file mode 100644 index 0000000..c4b933e --- /dev/null +++ b/LOCK_STM8_BF/user/stm8s103_Serial.h @@ -0,0 +1,104 @@ + /*Header file for Arduino like Serial commands on STM8S + * Website: https://circuitdigest.com/search/node/STM8S + * Code by: Aswinth Raj + * Github: https://github.com/CircuitDigest/STM8S103F3_SPL + */ + + /*Control on-board LED through USART + * PD5 - UART1-Tx + * PD6 - UART1-Rx + */ + + #include "stm8s.h" + #include "stdio.h" + +//Funtion Declarations + void Serial_begin(uint32_t); //pass baug rate and start serial communiaction + void Serial_print_int (int); //pass integer value to print it on screen + void Serial_print_char (char); //pass char value to print it on screen + void Serial_print_string (char[]); //pass string value to print it + void Serial_newline(void); //move to next line + bool Serial_available(void); //check if input serial data available return 1 is yes + char Serial_read_char(void); //read the incoming char byte and return it + + + char Serial_read_char(void) + { + while (UART1_GetFlagStatus(UART1_FLAG_TXE) == RESET); + UART1_ClearFlag(UART1_FLAG_RXNE); + return (UART1_ReceiveData8()); + } + + void Serial_print_char (char value) + { + UART1_SendData8(value); + while (UART1_GetFlagStatus(UART1_FLAG_TXE) == RESET); //wait for sending + } + + void Serial_begin(uint32_t baud_rate) + { + GPIO_Init(GPIOD, GPIO_PIN_5, GPIO_MODE_OUT_PP_HIGH_FAST); + GPIO_Init(GPIOD, GPIO_PIN_6, GPIO_MODE_IN_PU_NO_IT); + + UART1_DeInit(); //Deinitialize UART peripherals + + + UART1_Init(baud_rate, + UART1_WORDLENGTH_8D, + UART1_STOPBITS_1, + UART1_PARITY_NO, + UART1_SYNCMODE_CLOCK_DISABLE, + UART1_MODE_TXRX_ENABLE); //(BaudRate, Wordlegth, StopBits, Parity, SyncMode, Mode) + + UART1_Cmd(ENABLE); + } + + void Serial_print_int (int number) //Funtion to print int value to serial monitor + { + char count = 0; + char digit[5] = ""; + + while (number != 0) //split the int to char array + { + digit[count] = number%10; + count++; + number = number/10; + } + + while (count !=0) //print char array in correct direction + { + UART1_SendData8(digit[count-1] + 0x30); + while (UART1_GetFlagStatus(UART1_FLAG_TXE) == RESET); //wait for sending + count--; + } + } + + void Serial_newline(void) + { + UART1_SendData8(0x0a); + while (UART1_GetFlagStatus(UART1_FLAG_TXE) == RESET); //wait for sending + } + + void Serial_print_string (char string[]) + { + + char i=0; + + while (string[i] != 0x00) + { + UART1_SendData8(string[i]); + while (UART1_GetFlagStatus(UART1_FLAG_TXE) == RESET); + i++; + } + } + + bool Serial_available() + { + if(UART1_GetFlagStatus(UART1_FLAG_RXNE) == TRUE) + return TRUE; + else + return FALSE; + } + + + \ No newline at end of file diff --git a/LOCK_STM8_BF/user/stm8s_conf.h b/LOCK_STM8_BF/user/stm8s_conf.h new file mode 100644 index 0000000..c62d826 --- /dev/null +++ b/LOCK_STM8_BF/user/stm8s_conf.h @@ -0,0 +1,113 @@ +/** + ****************************************************************************** + * @file stm8s_conf.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file is used to configure the Library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_CONF_H +#define __STM8S_CONF_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/* Uncomment the line below to enable peripheral header file inclusion */ +#if defined(STM8S105) || defined(STM8S005) || defined(STM8S103) || defined(STM8S003) ||\ + defined(STM8S903) || defined (STM8AF626x) +#include "stm8s_adc1.h" +#endif /* (STM8S105) ||(STM8S103) || (STM8S903) || STM8AF626x*/ +#if defined(STM8S208) || defined(STM8S207) || defined(STM8S007) || defined (STM8AF52Ax) ||\ + defined (STM8AF62Ax) + #include "stm8s_adc2.h" +#endif /* (STM8S208) || (STM8S207) || (STM8AF62Ax) || (STM8AF52Ax) */ +#include "stm8s_awu.h" +#include "stm8s_beep.h" +#if defined (STM8S208) || defined (STM8AF52Ax) + #include "stm8s_can.h" +#endif /* STM8S208 || STM8AF52Ax */ +#include "stm8s_clk.h" +#include "stm8s_exti.h" +#include "stm8s_flash.h" +#include "stm8s_gpio.h" +#include "stm8s_i2c.h" +#include "stm8s_itc.h" +#include "stm8s_iwdg.h" +#include "stm8s_rst.h" +#include "stm8s_spi.h" +#include "stm8s_tim1.h" +#ifndef STM8S903 + #include "stm8s_tim2.h" +#endif /* STM8S903 */ +#if defined(STM8S208) || defined(STM8S207) || defined(STM8S007) ||defined(STM8S105) ||\ + defined(STM8S005) || defined (STM8AF52Ax) || defined (STM8AF62Ax) || defined (STM8AF626x) + #include "stm8s_tim3.h" +#endif /* (STM8S208) ||defined(STM8S207) || defined(STM8S007) ||defined(STM8S105) */ +#ifndef STM8S903 + #include "stm8s_tim4.h" +#endif /* STM8S903 */ +#ifdef STM8S903 + #include "stm8s_tim5.h" + #include "stm8s_tim6.h" +#endif /* STM8S903 */ +#if defined(STM8S208) ||defined(STM8S207) || defined(STM8S007) ||defined(STM8S103) ||\ + defined(STM8S003) || defined(STM8S903) || defined (STM8AF52Ax) || defined (STM8AF62Ax) + #include "stm8s_uart1.h" +#endif /* STM8S208 || STM8S207 || STM8S103 ||STM8S903 || STM8AF52Ax || STM8AF62Ax */ +#if defined(STM8S105) || defined(STM8S005) || defined (STM8AF626x) + #include "stm8s_uart2.h" +#endif /* STM8S105 || STM8AF626x */ +#if defined(STM8S208) ||defined(STM8S207) || defined(STM8S007) || defined (STM8AF52Ax) ||\ + defined (STM8AF62Ax) + #include "stm8s_uart3.h" +#endif /* STM8S208 || STM8S207 || STM8AF52Ax || STM8AF62Ax */ +#include "stm8s_wwdg.h" + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Uncomment the line below to expanse the "assert_param" macro in the + Standard Peripheral Library drivers code */ +#define USE_FULL_ASSERT (1) + +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT + +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr: If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval : None + */ +#define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ +void assert_failed(uint8_t* file, uint32_t line); +#else +#define assert_param(expr) ((void)0) +#endif /* USE_FULL_ASSERT */ + +#endif /* __STM8S_CONF_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/user/stm8s_it.c b/LOCK_STM8_BF/user/stm8s_it.c new file mode 100644 index 0000000..e8fe143 --- /dev/null +++ b/LOCK_STM8_BF/user/stm8s_it.c @@ -0,0 +1,530 @@ +/** + ****************************************************************************** + * @file stm8s_it.c + * @author Minh Nguyen + * @version V2.2.0 + * @date 22-March-2020 + * @brief Main Interrupt Service Routines. + * This file provides template for all peripherals interrupt service + * routine. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s_it.h" +#include "stm8s103_serial.h" +void control(void); +void test(void); +void Delayms_timer4(uint16_t time_delay); +void readbt(void); +void Delay(uint16_t nCount); +void Delay(uint16_t nCount) +{ + /* Decrement nCount value */ + while (nCount != 0) + { + nCount--; + } +} +extern uint8_t flag_exint; +/** @addtogroup Template_Project + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ + +#ifdef _COSMIC_ +/** + * @brief Dummy Interrupt routine + * @par Parameters: + * None + * @retval + * None +*/ +87 +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} +#endif /*_COSMIC_*/ + +/** + * @brief TRAP Interrupt routine + * @param None + * @retval None + */ +INTERRUPT_HANDLER_TRAP(TRAP_IRQHandler) +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} + +/** + * @brief Top Level Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(TLI_IRQHandler, 0) + +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} + +/** + * @brief Auto Wake Up Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(AWU_IRQHandler, 1) +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} + +/** + * @brief Clock Controller Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(CLK_IRQHandler, 2) +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} + +/** + * @brief External Interrupt PORTA Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(EXTI_PORTA_IRQHandler, 3) +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + //flag_exint ^= 0xFF; +} + +/** + * @brief External Interrupt PORTB Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(EXTI_PORTB_IRQHandler, 4) +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} + +/** + * @brief External Interrupt PORTC Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(EXTI_PORTC_IRQHandler, 5) +{ + + if (GPIO_ReadInputPin(GPIOC, GPIO_PIN_5)==0){ + Serial_print_string("open_2"); + + } + // readbt(); +} + +/** + * @brief External Interrupt PORTD Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(EXTI_PORTD_IRQHandler, 6) +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} + +/** + * @brief External Interrupt PORTE Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(EXTI_PORTE_IRQHandler, 7) +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} + +#if defined (STM8S903) || defined (STM8AF622x) +/** + * @brief External Interrupt PORTF Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(EXTI_PORTF_IRQHandler, 8) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } +#endif /* (STM8S903) || (STM8AF622x) */ + +#if defined (STM8S208) || defined (STM8AF52Ax) +/** + * @brief CAN RX Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(CAN_RX_IRQHandler, 8) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } + +/** + * @brief CAN TX Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(CAN_TX_IRQHandler, 9) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } +#endif /* (STM8S208) || (STM8AF52Ax) */ + +/** + * @brief SPI Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(SPI_IRQHandler, 10) +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} + +/** + * @brief Timer1 Update/Overflow/Trigger/Break Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(TIM1_UPD_OVF_TRG_BRK_IRQHandler, 11) +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} + +/** + * @brief Timer1 Capture/Compare Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(TIM1_CAP_COM_IRQHandler, 12) +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} + +#if defined (STM8S903) || defined (STM8AF622x) +/** + * @brief Timer5 Update/Overflow/Break/Trigger Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(TIM5_UPD_OVF_BRK_TRG_IRQHandler, 13) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } + +/** + * @brief Timer5 Capture/Compare Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(TIM5_CAP_COM_IRQHandler, 14) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } + +#else /* (STM8S208) || (STM8S207) || (STM8S105) || (STM8S103) || (STM8AF62Ax) || (STM8AF52Ax) || (STM8AF626x) */ +/** + * @brief Timer2 Update/Overflow/Break Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(TIM2_UPD_OVF_BRK_IRQHandler, 13) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } + +/** + * @brief Timer2 Capture/Compare Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(TIM2_CAP_COM_IRQHandler, 14) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } +#endif /* (STM8S903) || (STM8AF622x) */ + +#if defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8S105) || \ + defined(STM8S005) || defined (STM8AF62Ax) || defined (STM8AF52Ax) || defined (STM8AF626x) +/** + * @brief Timer3 Update/Overflow/Break Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(TIM3_UPD_OVF_BRK_IRQHandler, 15) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } + +/** + * @brief Timer3 Capture/Compare Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(TIM3_CAP_COM_IRQHandler, 16) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } +#endif /* (STM8S208) || (STM8S207) || (STM8S105) || (STM8AF62Ax) || (STM8AF52Ax) || (STM8AF626x) */ + +#if defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8S103) || \ + defined(STM8S003) || defined (STM8AF62Ax) || defined (STM8AF52Ax) || defined (STM8S903) +/** + * @brief UART1 TX Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(UART1_TX_IRQHandler, 17) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } + +/** + * @brief UART1 RX Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(UART1_RX_IRQHandler, 18) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } +#endif /* (STM8S208) || (STM8S207) || (STM8S103) || (STM8S903) || (STM8AF62Ax) || (STM8AF52Ax) */ + +#if defined(STM8AF622x) +/** + * @brief UART4 TX Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(UART4_TX_IRQHandler, 17) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } + +/** + * @brief UART4 RX Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(UART4_RX_IRQHandler, 18) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } +#endif /* (STM8AF622x) */ + +/** + * @brief I2C Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(I2C_IRQHandler, 19) +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} + +#if defined(STM8S105) || defined(STM8S005) || defined (STM8AF626x) +/** + * @brief UART2 TX interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(UART2_TX_IRQHandler, 20) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } + +/** + * @brief UART2 RX interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(UART2_RX_IRQHandler, 21) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } +#endif /* (STM8S105) || (STM8AF626x) */ + +#if defined(STM8S207) || defined(STM8S007) || defined(STM8S208) || defined (STM8AF52Ax) || defined (STM8AF62Ax) +/** + * @brief UART3 TX interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(UART3_TX_IRQHandler, 20) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } + +/** + * @brief UART3 RX interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(UART3_RX_IRQHandler, 21) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } +#endif /* (STM8S208) || (STM8S207) || (STM8AF52Ax) || (STM8AF62Ax) */ + +#if defined(STM8S207) || defined(STM8S007) || defined(STM8S208) || defined (STM8AF52Ax) || defined (STM8AF62Ax) +/** + * @brief ADC2 interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(ADC2_IRQHandler, 22) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } +#else /* STM8S105 or STM8S103 or STM8S903 or STM8AF626x or STM8AF622x */ +/** + * @brief ADC1 interrupt routine. + * @par Parameters: + * None + * @retval + * None + */ + INTERRUPT_HANDLER(ADC1_IRQHandler, 22) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } +#endif /* (STM8S208) || (STM8S207) || (STM8AF52Ax) || (STM8AF62Ax) */ + +#if defined (STM8S903) || defined (STM8AF622x) +/** + * @brief Timer6 Update/Overflow/Trigger Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(TIM6_UPD_OVF_TRG_IRQHandler, 23) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } +#else /* STM8S208 or STM8S207 or STM8S105 or STM8S103 or STM8AF52Ax or STM8AF62Ax or STM8AF626x */ +/** + * @brief Timer4 Update/Overflow Interrupt routine. + * @param None + * @retval None + */ + INTERRUPT_HANDLER(TIM4_UPD_OVF_IRQHandler, 23) + { + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ + } +#endif /* (STM8S903) || (STM8AF622x)*/ + +/** + * @brief Eeprom EEC Interrupt routine. + * @param None + * @retval None + */ +INTERRUPT_HANDLER(EEPROM_EEC_IRQHandler, 24) +{ + /* In order to detect unexpected events during development, + it is recommended to set a breakpoint on the following instruction. + */ +} + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ \ No newline at end of file diff --git a/LOCK_STM8_BF/user/stm8s_it.h b/LOCK_STM8_BF/user/stm8s_it.h new file mode 100644 index 0000000..5db1b02 --- /dev/null +++ b/LOCK_STM8_BF/user/stm8s_it.h @@ -0,0 +1,117 @@ +/** + ****************************************************************************** + * @file stm8s_it.h + * @author MCD Application Team + * @version V2.2.0 + * @date 30-September-2014 + * @brief This file contains the headers of the interrupt handlers + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM8S_IT_H +#define __STM8S_IT_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm8s.h" + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +#ifdef _COSMIC_ + void _stext(void); /* RESET startup routine */ + INTERRUPT void NonHandledInterrupt(void); +#endif /* _COSMIC_ */ + +#ifndef _RAISONANCE_ + INTERRUPT void TRAP_IRQHandler(void); /* TRAP */ + INTERRUPT void TLI_IRQHandler(void); /* TLI */ + INTERRUPT void AWU_IRQHandler(void); /* AWU */ + INTERRUPT void CLK_IRQHandler(void); /* CLOCK */ + INTERRUPT void EXTI_PORTA_IRQHandler(void); /* EXTI PORTA */ + INTERRUPT void EXTI_PORTB_IRQHandler(void); /* EXTI PORTB */ + INTERRUPT void EXTI_PORTC_IRQHandler(void); /* EXTI PORTC */ + INTERRUPT void EXTI_PORTD_IRQHandler(void); /* EXTI PORTD */ + INTERRUPT void EXTI_PORTE_IRQHandler(void); /* EXTI PORTE */ + +#ifdef STM8S903 + INTERRUPT void EXTI_PORTF_IRQHandler(void); /* EXTI PORTF */ +#endif /*STM8S903*/ + +#if defined (STM8S208) || defined (STM8AF52Ax) + INTERRUPT void CAN_RX_IRQHandler(void); /* CAN RX */ + INTERRUPT void CAN_TX_IRQHandler(void); /* CAN TX/ER/SC */ +#endif /* STM8S208 || STM8AF52Ax */ + + INTERRUPT void SPI_IRQHandler(void); /* SPI */ + INTERRUPT void TIM1_CAP_COM_IRQHandler(void); /* TIM1 CAP/COM */ + INTERRUPT void TIM1_UPD_OVF_TRG_BRK_IRQHandler(void); /* TIM1 UPD/OVF/TRG/BRK */ + +#ifdef STM8S903 + INTERRUPT void TIM5_UPD_OVF_BRK_TRG_IRQHandler(void); /* TIM5 UPD/OVF/BRK/TRG */ + INTERRUPT void TIM5_CAP_COM_IRQHandler(void); /* TIM5 CAP/COM */ +#else /*STM8S208, STM8S207, STM8S105 or STM8S103 or STM8AF52Ax or STM8AF62Ax or STM8A626x*/ + INTERRUPT void TIM2_UPD_OVF_BRK_IRQHandler(void); /* TIM2 UPD/OVF/BRK */ + INTERRUPT void TIM2_CAP_COM_IRQHandler(void); /* TIM2 CAP/COM */ +#endif /*STM8S903*/ + +#if defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8S105) || \ + defined(STM8S005) || defined (STM8AF52Ax) || defined (STM8AF62Ax) || defined (STM8AF626x) + INTERRUPT void TIM3_UPD_OVF_BRK_IRQHandler(void); /* TIM3 UPD/OVF/BRK */ + INTERRUPT void TIM3_CAP_COM_IRQHandler(void); /* TIM3 CAP/COM */ +#endif /*STM8S208, STM8S207 or STM8S105 or STM8AF52Ax or STM8AF62Ax or STM8A626x */ + +#if defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8S103) || \ + defined(STM8S003) || defined (STM8AF52Ax) || defined (STM8AF62Ax) || defined (STM8S903) + INTERRUPT void UART1_TX_IRQHandler(void); /* UART1 TX */ + INTERRUPT void UART1_RX_IRQHandler(void); /* UART1 RX */ +#endif /*STM8S208, STM8S207, STM8S903 or STM8S103 or STM8AF52Ax or STM8AF62Ax */ + + INTERRUPT void I2C_IRQHandler(void); /* I2C */ + +#if defined(STM8S105) || defined(STM8S005) || defined (STM8AF626x) + INTERRUPT void UART2_RX_IRQHandler(void); /* UART2 RX */ + INTERRUPT void UART2_TX_IRQHandler(void); /* UART2 TX */ +#endif /* STM8S105 or STM8AF626x */ + +#if defined(STM8S207) || defined(STM8S007) || defined(STM8S208) || defined (STM8AF52Ax) || defined (STM8AF62Ax) + INTERRUPT void UART3_RX_IRQHandler(void); /* UART3 RX */ + INTERRUPT void UART3_TX_IRQHandler(void); /* UART3 TX */ +#endif /*STM8S207, STM8S208, STM8AF62Ax or STM8AF52Ax */ + +#if defined(STM8S207) || defined(STM8S007) || defined(STM8S208) || defined (STM8AF52Ax) || defined (STM8AF62Ax) + INTERRUPT void ADC2_IRQHandler(void); /* ADC2 */ +#else /*STM8S105, STM8S103 or STM8S903*/ + INTERRUPT void ADC1_IRQHandler(void); /* ADC1 */ +#endif /*STM8S207, STM8S208, STM8AF62Ax or STM8AF52Ax */ + +#ifdef STM8S903 + INTERRUPT void TIM6_UPD_OVF_TRG_IRQHandler(void); /* TIM6 UPD/OVF/TRG */ +#else /*STM8S208, STM8S207, STM8S105 or STM8S103 or STM8AF62Ax or STM8AF52Ax or STM8AF626x */ + INTERRUPT void TIM4_UPD_OVF_IRQHandler(void); /* TIM4 UPD/OVF */ +#endif /*STM8S903*/ + INTERRUPT void EEPROM_EEC_IRQHandler(void); /* EEPROM ECC CORRECTION */ +#endif /* _RAISONANCE_ */ + +#endif /* __STM8S_IT_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/LOCK_STM8_BF/user/uart.c b/LOCK_STM8_BF/user/uart.c new file mode 100644 index 0000000..7956134 --- /dev/null +++ b/LOCK_STM8_BF/user/uart.c @@ -0,0 +1,49 @@ +#include "uart.h" + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** +* @brief uart send a string +* @param str: a pointer is pointed to string address +* @retval None +*/ +void sendUartFn(char *str) +{ + while(*str != '\0') { + UART2_SendData8(*str); + while (UART2_GetFlagStatus(UART2_FLAG_TXE) == RESET); + str++; + } +} + +/** +* @brief uart configuration +* @param None +* @retval 0 +*/ +int UART2_config(void) +{ + /* Enable UART clock source */ + CLK_PeripheralClockConfig(CLK_PERIPHERAL_UART2, ENABLE); + + /* Init peripheral with some parameters: + * - Baudrate: 115200 + * - Frame: 8 + * - Stop bit: 1 + * - No parity check + * - Disable synchronous mode clock + * - Enable TX and RX + */ + UART2_Init(BAUDRATE, UART2_WORDLENGTH_8D, UART2_STOPBITS_1, + UART2_PARITY_NO, UART2_SYNCMODE_CLOCK_DISABLE, + UART2_MODE_TXRX_ENABLE); + /* Enable UART2 */ + UART2_Cmd(ENABLE); + + return 0; +} \ No newline at end of file diff --git a/LOCK_STM8_BF/user/uart.h b/LOCK_STM8_BF/user/uart.h new file mode 100644 index 0000000..34e20c5 --- /dev/null +++ b/LOCK_STM8_BF/user/uart.h @@ -0,0 +1,19 @@ +#ifndef INC_UART_H_ +#define INC_UART_H_ + +#include "stm8s.h" +#include "stm8s_gpio.h" +#include "stm8s_clk.h" +#include "stm8s_uart2.h" + +/* Exported types ------------------------------------------------------------*/ +/* Exported defines ----------------------------------------------------------*/ +#define BAUDRATE 115200 + +/* Exported constants --------------------------------------------------------*/ +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +void sendUartFn(char *str); +int UART2_config(void); + +#endif /* INC_UART_H_ */ \ No newline at end of file